{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:59:16Z","timestamp":1725386356227},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/issoc.2003.1267718","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"61-64","source":"Crossref","is-referenced-by-count":1,"title":["Implementing user and application specific algorithms within IP-methodology: a coarse-grain-approach"],"prefix":"10.1109","author":[{"given":"T.","family":"Ristimaki","sequence":"first","affiliation":[]},{"given":"J.","family":"Nurmi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378459"},{"key":"ref12","first-page":"261","article-title":"reconfigurable multimedia array coprocessor","author":"miyamori","year":"1998","journal-title":"Proc ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"},{"key":"ref13","first-page":"479","article-title":"A datapath synthesis system for the reconfigurable datapath architecture","author":"hartenstein","year":"1995","journal-title":"Proc IFIP Int Conf Very Large-Scale Integr"},{"key":"ref14","first-page":"756","article-title":"IP reusable design methodology","author":"qi","year":"2001","journal-title":"Proc IEEE International Conference on ASIC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777312"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2000.835067"},{"key":"ref17","first-page":"40","article-title":"Component selection and matching for IP-based design Design","author":"zhang","year":"2001","journal-title":"Proceedings of Design Automation and Test in Europe Conference and Exhibition"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337526"},{"year":"0","key":"ref19"},{"year":"0","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012755"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2001.952125"},{"year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296444"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929724"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994599"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"year":"0","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"key":"ref23","first-page":"277","article-title":"Fast 1024-bit RSA Encryption on Platform FPGA","author":"ristim\u00e4ki","year":"2003","journal-title":"Proc IEEE Work Design and Diagnostics of Electronic Circuits and Systems"}],"event":{"name":". 2003 International Symposium on System-on-Chip","acronym":"ISSOC-03","location":"Tampere, Finland"},"container-title":["Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8954\/28361\/01267718.pdf?arnumber=1267718","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:21:10Z","timestamp":1489454470000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1267718\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/issoc.2003.1267718","relation":{},"subject":[]}}