{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T05:37:59Z","timestamp":1744263479791},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/issoc.2003.1267720","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"69-73","source":"Crossref","is-referenced-by-count":13,"title":["A C-based algorithm development flow for a reconfigurable processor architecture"],"prefix":"10.1109","author":[{"given":"C.","family":"Mucci","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Chiesa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Lodi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Toma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Campi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A Reconfigurable Processor and Software Environment","author":"campi","year":"0","journal-title":"International Symposium on SoC 2002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234288"},{"journal-title":"Dynamic re-configurable systems blending hardware and software International Symposium on SoC 2002","year":"0","author":"verkest","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1998.708071"},{"year":"0","key":"ref14"},{"key":"ref15","article-title":"A Pipelined Configurable Gate Array for Embedded Processors","author":"lodi","year":"0","journal-title":"Proceeding on FPGA 2003"},{"year":"0","key":"ref16"},{"year":"0","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360326"},{"key":"ref19","article-title":"ECL: A Specification Environment for System-Level Design","author":"sentovich","year":"0","journal-title":"Proc DAC 1999"},{"journal-title":"PipeRench A Reconfigurable Architecture and Compiler","year":"2000","author":"goldstein","key":"ref28"},{"journal-title":"Future directions of (Programmable and Reconfigurable) Embedded Processor","year":"2002","author":"wong","key":"ref4"},{"journal-title":"Fast compilation for pipelined reconfigurable fabrics Proceeding on FPGA 1999","year":"0","author":"budiu","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.881217"},{"journal-title":"The garp architecture and c compiler","year":"2000","author":"callahan","key":"ref6"},{"key":"ref29","article-title":"A software development tool chain for a reconfigurable processor","author":"larosa","year":"0","journal-title":"Proceeding of CASES 2001"},{"key":"ref5","article-title":"The MOLEN rm-coded Processor","author":"vassiliadis","year":"2001","journal-title":"Proceedings of the 11th FPL"},{"journal-title":"A High-Performance Microarchitecture with Hardware-Programmable Functional Units","year":"1994","author":"razdan","key":"ref8"},{"journal-title":"The density advantage of configurable computing","year":"2000","author":"dehon","key":"ref7"},{"journal-title":"Xtensa A Configurable and Extensible Processor","year":"2000","author":"gonzalez","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564773"},{"journal-title":"Seeking solutions in configurable computing","year":"1997","author":"mangione-smith","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477419"},{"year":"0","key":"ref22"},{"year":"0","key":"ref21"},{"journal-title":"Module Compaction in FPGA-based Regular Datapaths Proceeding on DAC 1996","year":"0","author":"koch","key":"ref24"},{"journal-title":"SIS A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275132"}],"event":{"name":". 2003 International Symposium on System-on-Chip","acronym":"ISSOC-03","location":"Tampere, Finland"},"container-title":["Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8954\/28361\/01267720.pdf?arnumber=1267720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:21:12Z","timestamp":1489440072000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1267720\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/issoc.2003.1267720","relation":{},"subject":[]}}