{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,3]],"date-time":"2026-10-03T13:57:54Z","timestamp":1791035874118,"version":"4.1.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/issoc.2003.1267720","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"69-73","source":"Crossref","is-referenced-by-count":14,"title":["A C-based algorithm development flow for a reconfigurable processor architecture"],"prefix":"10.1109","author":[{"given":"C.","family":"Mucci","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C.","family":"Chiesa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Lodi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Toma","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"F.","family":"Campi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A Reconfigurable Processor and Software Environment","author":"campi","year":"0","journal-title":"International Symposium on SoC 2002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234288"},{"key":"ref12","author":"verkest","year":"0","journal-title":"Dynamic re-configurable systems blending hardware and software International Symposium on SoC 2002"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1998.708071"},{"key":"ref14","year":"0"},{"key":"ref15","article-title":"A Pipelined Configurable Gate Array for Embedded Processors","author":"lodi","year":"0","journal-title":"Proceeding on FPGA 2003"},{"key":"ref16","year":"0"},{"key":"ref17","year":"0"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360326"},{"key":"ref19","article-title":"ECL: A Specification Environment for System-Level Design","author":"sentovich","year":"0","journal-title":"Proc DAC 1999"},{"key":"ref28","author":"goldstein","year":"2000","journal-title":"PipeRench A Reconfigurable Architecture and Compiler"},{"key":"ref4","author":"wong","year":"2002","journal-title":"Future directions of (Programmable and Reconfigurable) Embedded Processor"},{"key":"ref27","author":"budiu","year":"0","journal-title":"Fast compilation for pipelined reconfigurable fabrics Proceeding on FPGA 1999"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.881217"},{"key":"ref6","author":"callahan","year":"2000","journal-title":"The garp architecture and c compiler"},{"key":"ref29","article-title":"A software development tool chain for a reconfigurable processor","author":"larosa","year":"0","journal-title":"Proceeding of CASES 2001"},{"key":"ref5","article-title":"The MOLEN rm-coded Processor","author":"vassiliadis","year":"2001","journal-title":"Proceedings of the 11th FPL"},{"key":"ref8","author":"razdan","year":"1994","journal-title":"A High-Performance Microarchitecture with Hardware-Programmable Functional Units"},{"key":"ref7","author":"dehon","year":"2000","journal-title":"The density advantage of configurable computing"},{"key":"ref2","author":"gonzalez","year":"2000","journal-title":"Xtensa A Configurable and Extensible Processor"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564773"},{"key":"ref1","author":"mangione-smith","year":"1997","journal-title":"Seeking solutions in configurable computing"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477419"},{"key":"ref22","year":"0"},{"key":"ref21","year":"0"},{"key":"ref24","author":"koch","year":"0","journal-title":"Module Compaction in FPGA-based Regular Datapaths Proceeding on DAC 1996"},{"key":"ref23","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275132"}],"event":{"name":". 2003 International Symposium on System-on-Chip","location":"Tampere, Finland","acronym":"ISSOC-03"},"container-title":["Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8954\/28361\/01267720.pdf?arnumber=1267720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:21:12Z","timestamp":1489440072000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1267720\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/issoc.2003.1267720","relation":{},"subject":[]}}