{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T05:57:59Z","timestamp":1725429479945},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/issoc.2003.1267723","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"83-87","source":"Crossref","is-referenced-by-count":4,"title":["A highly efficient modeling style for heterogeneous bus architectures"],"prefix":"10.1109","author":[{"given":"M.","family":"Ariyamparambath","sequence":"first","affiliation":[]},{"given":"D.","family":"Bussaglia","sequence":"additional","affiliation":[]},{"given":"B.","family":"Reinkemeier","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kogel","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kempf","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012730"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref12","article-title":"Bus analysis and performance evaluation on a SoC platform at the system level design","author":"torres","year":"2001","journal-title":"IFIP Int Conf on Very Large Scale Integration"},{"journal-title":"SystemC initiative","year":"0","key":"ref13"},{"journal-title":"System Design with SystemC","year":"0","author":"groetker","key":"ref14"},{"journal-title":"DesignWareR ARMR Processors SystemCTM library User Guide","year":"0","key":"ref15"},{"journal-title":"LISATek Product Family","year":"0","key":"ref16"},{"journal-title":"DesignWareR AMBATM SystemC TM library User Guide","year":"0","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-27776-7_15"},{"year":"0","key":"ref6","article-title":"ARM announces AMBA-SystemC interfaces to enable System Level Design"},{"year":"0","key":"ref5","article-title":"On chip bus attributes specification"},{"key":"ref8","article-title":"Lottery Bus: A new High Performance communication architecture for System-on-Chip designs","author":"lahiri","year":"2001","journal-title":"Design Automation Conference"},{"journal-title":"Core Connect Bus Architecture","year":"0","key":"ref7"},{"journal-title":"Intellectual Property and Design Services (Wireless & Broadband Communications)","article-title":"Methodology for Executable Specifications Hierarchy","year":"0","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666248"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/S0141-9331(02)00002-9"}],"event":{"name":". 2003 International Symposium on System-on-Chip","acronym":"ISSOC-03","location":"Tampere, Finland"},"container-title":["Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8954\/28361\/01267723.pdf?arnumber=1267723","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:28:02Z","timestamp":1489440482000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1267723\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/issoc.2003.1267723","relation":{},"subject":[]}}