{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:49:46Z","timestamp":1742388586757},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/issoc.2003.1267735","type":"proceedings-article","created":{"date-parts":[[2004,5,13]],"date-time":"2004-05-13T14:43:37Z","timestamp":1084459417000},"page":"131-134","source":"Crossref","is-referenced-by-count":2,"title":["VLIW operation refinement for reducing energy consumption"],"prefix":"10.1109","author":[{"given":"U.","family":"Hirnschrott","sequence":"first","affiliation":[]},{"given":"A.","family":"Krall","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Instruction scheduling for low power dissipation in high performance processors","author":"toburen","year":"1998","journal-title":"Proceedings of the Power Driven Micro-architecture Workshop at ISCA '98"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1994.573195"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1145\/500001.500035","article-title":"efficient instruction-level optimization methodology for low-power embedded systems","author":"choi","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref6","first-page":"55","article-title":"Compiler Optimization on Instruction Scheduling for Low Power","author":"lee","year":"2000","journal-title":"Proceedings of the 13th International Symposium on System Synthesis"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2000.844527"},{"key":"ref8","first-page":"809","article-title":"An operation rearrangement technique for power optimization in VLIW instruction fetch","author":"shin","year":"2001","journal-title":"Proceedings Design Automation and Test in Europe DATE-98"},{"key":"ref7","article-title":"An operation rearrangement technique for low-power VLIW instruction fetch","author":"shin","year":"2000","journal-title":"Proc Workshop Complexity Effective Design"},{"key":"ref2","first-page":"489","article-title":"Low power architecture design and compilation techniques for high-performance processors","author":"su","year":"1994","journal-title":"Proc Compcon 94"},{"key":"ref9","article-title":"Low Power Software Development for Embedded Applications","author":"stouraitis","year":"2001","journal-title":"Tech Rep"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"}],"event":{"name":"2003 International Symposium on System-on-Chip","acronym":"ISSOC-03","location":"Tampere, Finland"},"container-title":["Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8954\/28361\/01267735.pdf?arnumber=1267735","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:02:35Z","timestamp":1497596555000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1267735\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/issoc.2003.1267735","relation":{},"subject":[]}}