{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,21]],"date-time":"2025-04-21T04:25:53Z","timestamp":1745209553683,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/issoc.2003.1267743","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"151-154","source":"Crossref","is-referenced-by-count":3,"title":["Analysis and design of level-converting flip-flops for dual-V\/sub dd\/\/V\/sub th\/ integrated circuits"],"prefix":"10.1109","author":[{"given":"R.","family":"Bai","sequence":"first","affiliation":[]},{"given":"D.","family":"Sylvester","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945371"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.340417"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.553179"},{"key":"ref11","first-page":"400","article-title":"Minimizing total power by simultaneous Vdd\/Vth assignment","author":"srivastava","year":"2003","journal-title":"Proc ASP-DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.695026"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el:19940938"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1012","DOI":"10.1049\/el:20000752","article-title":"differential cmos edge-triggered flip-flop based on clock racing","volume":"36","author":"moisiadis","year":"2000","journal-title":"Electronics Letters"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2001","key":"ref2"},{"key":"ref9","first-page":"384","article-title":"A sense amplifier-based CMOS flip-flop with an enhanced output transition time for high-performance microprocessors","author":"kim","year":"1999","journal-title":"Proc 6th Int Conf VLSI CAD"},{"key":"ref1","first-page":"3","article-title":"Clustered voltage scaling technique for low-power design","author":"usarni","year":"1995","journal-title":"Proc ISLPED"}],"event":{"name":". 2003 International Symposium on System-on-Chip","acronym":"ISSOC-03","location":"Tampere, Finland"},"container-title":["Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8954\/28361\/01267743.pdf?arnumber=1267743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:12:13Z","timestamp":1497586333000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1267743\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/issoc.2003.1267743","relation":{},"subject":[]}}