{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:13:30Z","timestamp":1729628010805,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/issoc.2003.1267747","type":"proceedings-article","created":{"date-parts":[[2004,5,13]],"date-time":"2004-05-13T14:43:37Z","timestamp":1084459417000},"page":"165-168","source":"Crossref","is-referenced-by-count":9,"title":["AVISPA: a massively parallel reconfigurable accelerator"],"prefix":"10.1109","author":[{"given":"J.","family":"Leijten","sequence":"first","affiliation":[]},{"given":"G.","family":"Burns","sequence":"additional","affiliation":[]},{"given":"J.","family":"Huisken","sequence":"additional","affiliation":[]},{"given":"E.","family":"Waterlander","sequence":"additional","affiliation":[]},{"given":"A.","family":"van Wel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1996.501790"},{"key":"ref3","article-title":"PACT XPP - A self-reconfigurable data processing architecture","author":"baumgarte","year":"2001","journal-title":"Int Conf on Engineering of Reconfigurable Systems and Algorithms"},{"key":"ref10","article-title":"Constraint Analysis for DSP Code Generation","author":"mesman","year":"1995","journal-title":"Eindhoven University of Technology"},{"key":"ref6","first-page":"311","article-title":"The Mpact™ media processor redefmes the multimedia PC","author":"foley","year":"1996","journal-title":"Proc IEEE Compcon"},{"key":"ref5","article-title":"Instruction scheduling for TriMedia","volume":"1","author":"hoogerbrugge","year":"1999","journal-title":"Journal of Instruction Level Parallelism"},{"journal-title":"Product Brief","article-title":"Bresca Stream Accelerator","year":"2003","key":"ref8"},{"key":"ref7","article-title":"High Velocity processing","author":"seshan","year":"1998","journal-title":"IEEE Signal Processing"},{"year":"0","key":"ref2"},{"key":"ref9","article-title":"From Design Space Exploration to Code Generation","author":"timmer","year":"1995","journal-title":"Eindhoven University of Technology"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1049\/ecej:20010602","article-title":"systems-on-chip: what are the limits?","volume":"13","author":"roza","year":"2001","journal-title":"Electronics & Communication Engineering Journal"}],"event":{"name":"2003 International Symposium on System-on-Chip","acronym":"ISSOC-03","location":"Tampere, Finland"},"container-title":["Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8954\/28361\/01267747.pdf?arnumber=1267747","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:02:35Z","timestamp":1497596555000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1267747\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/issoc.2003.1267747","relation":{},"subject":[]}}