{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:52:20Z","timestamp":1725551540847},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/issoc.2004.1411131","type":"proceedings-article","created":{"date-parts":[[2005,3,31]],"date-time":"2005-03-31T13:26:51Z","timestamp":1112275611000},"page":"13-13","source":"Crossref","is-referenced-by-count":8,"title":["Optimizing a high performance 32-bit processor for programmable logic"],"prefix":"10.1109","author":[{"given":"P.","family":"Metzgen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","event":{"name":"2004 International Symposium on System-on-Chip, 2004.","location":"Tampere, Finland"},"container-title":["2004 International Symposium on System-on-Chip, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9673\/30557\/01411131.pdf?arnumber=1411131","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T23:31:28Z","timestamp":1489534288000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1411131\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/issoc.2004.1411131","relation":{},"subject":[]}}