{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:57:10Z","timestamp":1729609030890,"version":"3.28.0"},"reference-count":47,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/issoc.2004.1411149","type":"proceedings-article","created":{"date-parts":[[2005,3,31]],"date-time":"2005-03-31T13:26:51Z","timestamp":1112275611000},"page":"69-73","source":"Crossref","is-referenced-by-count":2,"title":["Comparison of hardware IP components for system-on-chip"],"prefix":"10.1109","author":[{"given":"E.","family":"Salminen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Kuusilinna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.D.","family":"Hamalainen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Data Sheet","article-title":"Saturn DSP core family","year":"2002","key":"19"},{"journal-title":"\"CS6650 MPEG-2 Video Decoder Databook Contents\" V1 0 0901","year":"2001","key":"35"},{"journal-title":"OpenRISC 1000 OpenRISC1200 Introduction","year":"0","key":"17"},{"journal-title":"M2VD_HL High Level Video Decoder with Multistream Feature","year":"2002","key":"36"},{"journal-title":"PowerPC 405 Embedded Cores","year":"2000","key":"18"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/IWSOC.2003.1213027"},{"journal-title":"MIPS32 4K Family of High-performance Synthesizable Processor Cores","year":"2003","key":"15"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2002.1187288"},{"journal-title":"64-bit Cores","year":"0","key":"16"},{"key":"39","first-page":"1332","article-title":"An implementation method of a RSA crypto processor based on modified Montgomery algorithm","volume":"2","author":"zhang","year":"2003","journal-title":"Proc ASICON 2003"},{"journal-title":"Leon2 - Spare V8 Compliant Processor","year":"0","key":"13"},{"journal-title":"UMCU-0051A-T 8-bit Microcontoller Turbo","year":"2001","key":"14"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2002.1049692"},{"journal-title":"ARM9 Family\/ARM966E-S","year":"0","key":"11"},{"key":"38","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1109\/APASIC.2002.1031604","article-title":"A low-power reed-solomon decoder for STM-16 optical communications","author":"chang","year":"2002","journal-title":"Proc 2002 AP-ASIC"},{"journal-title":"Design and Implementation of Synthesizable RISC Processor Core","year":"2004","author":"kyllia?inen","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183463"},{"journal-title":"Processor Generator for Transport Triggered Architectures","year":"2003","author":"sertamo","key":"20"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012851"},{"journal-title":"High Speed SHA-1 HASH Engine","year":"2003","key":"42"},{"journal-title":"MD5 + SHA-1 Hashing Algorithms CS5316","year":"0","key":"41"},{"journal-title":"RSA Co-processor","year":"2003","key":"40"},{"journal-title":"Turbo Code Decoder CS3630","year":"0","key":"45"},{"journal-title":"Turbo Code Encoder CS3530","year":"0","key":"44"},{"key":"47","first-page":"1234","article-title":"A 500-Mb\/s soft-output Viterbi decoder","volume":"38","author":"yeo","year":"2003","journal-title":"JSSC"},{"journal-title":"UMTS_VIT Viterbi Decoder for UMTS","year":"2002","key":"46"},{"journal-title":"Data Sheet","article-title":"Xtensa ? application specific microprocessor solutions overview handbook","year":"2000","key":"22"},{"journal-title":"G726\/LPxN Multichannel G726 ADPCM Low Power Core","year":"1998","key":"23"},{"journal-title":"6 250 Channel ADPCM IP Core for ASICs and 512 Channel Core for Virtex FPGAs","year":"2000","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808300"},{"journal-title":"Product Overview Revision 1 0","article-title":"Enhanced AES (Rijndael) IP core","year":"2003","key":"26"},{"key":"27","first-page":"66","article-title":"The application of 2D algebraic integer encoding to a DCT IP core","author":"fu","year":"2003","journal-title":"Proc IWSOC'03"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1049\/ip-vis:20030564"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922278"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5037-2"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/5.920579"},{"journal-title":"ARM\/ Thumb Family Flyer","year":"2002","key":"10"},{"journal-title":"Surviving the SoC Revolution","year":"1999","author":"chang","key":"1"},{"journal-title":"Structured ASIC Benchmark - Direct Memory Access (DMA) Controller","year":"2004","key":"30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912685"},{"key":"6","first-page":"1738","article-title":"Universal-vdd 0.65-2.0-V 32-kB cache using a voltage-adapted timing-generation scheme and a lithographically symmetrical cell","volume":"36","author":"osada","year":"2001","journal-title":"JSSC"},{"journal-title":"Forward Discrete Wavelet Transform JPEG2000 Compliant CS6210","year":"0","key":"32"},{"journal-title":"\"Open Core Protocol Specification \" Release 1 0","year":"2001","key":"5"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/78.992147"},{"journal-title":"International Technlogy Roadmap for Semiconductors 2003 Edition System Drivers","year":"2003","key":"4"},{"journal-title":"16-bit and 8-bit Microprocessor Cores","year":"2002","key":"9"},{"journal-title":"The ARC600 Processor","year":"2003","key":"8"}],"event":{"name":"2004 International Symposium on System-on-Chip, 2004.","location":"Tampere, Finland"},"container-title":["2004 International Symposium on System-on-Chip, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9673\/30557\/01411149.pdf?arnumber=1411149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T13:51:17Z","timestamp":1497621077000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1411149\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":47,"URL":"https:\/\/doi.org\/10.1109\/issoc.2004.1411149","relation":{},"subject":[]}}