{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:10:15Z","timestamp":1725509415857},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/issoc.2004.1411163","type":"proceedings-article","created":{"date-parts":[[2005,3,31]],"date-time":"2005-03-31T13:26:51Z","timestamp":1112275611000},"page":"117-122","source":"Crossref","is-referenced-by-count":6,"title":["Reconfigurable IP blocks: a survey"],"prefix":"10.1109","author":[{"given":"T.","family":"Ristimaki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Nurmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","article-title":"AMDREL: De-signing Embedded Reconfigurable Hardware Structures for Future Reconfigurable Sys-tems-on-Chip for Wireless Communication Applications","author":"soudris","year":"2002","journal-title":"Proc of Workshop on Hetero-geneous Reconfigurable Systems on Chip Chances Application Trends"},{"year":"0","key":"ref38"},{"year":"0","key":"ref33"},{"year":"0","key":"ref32"},{"year":"0","key":"ref31"},{"key":"ref30","first-page":"205","article-title":"Architecture and Application of a Dy-namically Reconfigurable Hardware Array for Future Mobile Communication Systems","author":"alsolaim","year":"2000","journal-title":"Proc IEEE Symp Field-Programmable Custom Computing Machines"},{"year":"0","key":"ref37"},{"year":"0","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2003.1267718"},{"key":"ref34","first-page":"228","article-title":"Reprogrammable Algorithm Accelerator IP Block","author":"ristim\u00e4ki","year":"2003","journal-title":"Proc of IFIP VLSI-SOC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954694"},{"key":"ref40","first-page":"223","article-title":"3+ Ways to Design Reconfigurable Algorithm Accelerator IP Block","author":"ristim\u00e4ki","year":"2003","journal-title":"IFIP Intl Workshop on IP Based SoC Design"},{"year":"0","key":"ref11"},{"journal-title":"Reuse Methodology Manual","year":"2002","author":"keating","key":"ref12"},{"year":"0","key":"ref13"},{"year":"0","key":"ref14"},{"year":"0","key":"ref15"},{"year":"0","key":"ref16"},{"year":"0","key":"ref17"},{"year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1145\/313817.313920","article-title":"The design of a low energy FPGA","author":"george","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954692"},{"key":"ref4","first-page":"642","author":"hartenstein","year":"2001","journal-title":"A Decade of Reconfigurable Computing a Visionary Retrospective Proc of Design Automation and Test in Europe"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206085"},{"journal-title":"Architectures and Algorithms for Synthesizable Embedded Programmable Logic Cores Proc of International Symposium on Field Programmable Gate Arrays","year":"2003","author":"kafafi","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378404"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296444"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2002.1137686"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929724"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012755"},{"year":"0","key":"ref2"},{"year":"0","key":"ref9"},{"year":"0","key":"ref1"},{"key":"ref20","first-page":"68","article-title":"A 1V Heterogeneous Reconfigurable Processor IC for Baseband Wireless Applications","author":"zhang","year":"2000","journal-title":"Proc of ISSCC"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158021"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1046294"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253836"},{"year":"0","key":"ref24"},{"year":"0","key":"ref41"},{"key":"ref23","first-page":"89","article-title":"Embedded Reconfigurable Logic Core for DSP Applications","author":"leijten-nowak","year":"2002","journal-title":"Proc of FPL 2002 LNCS 2438"},{"year":"0","key":"ref26"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_146"},{"year":"0","key":"ref25"}],"event":{"name":"2004 International Symposium on System-on-Chip, 2004.","location":"Tampere, Finland"},"container-title":["2004 International Symposium on System-on-Chip, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9673\/30557\/01411163.pdf?arnumber=1411163","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T13:51:17Z","timestamp":1497621077000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1411163\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/issoc.2004.1411163","relation":{},"subject":[]}}