{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T09:47:39Z","timestamp":1761126459735},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/issoc.2004.1411181","type":"proceedings-article","created":{"date-parts":[[2005,3,31]],"date-time":"2005-03-31T18:26:51Z","timestamp":1112293611000},"page":"185-188","source":"Crossref","is-referenced-by-count":23,"title":["Comparative analysis of serial VS parallel links in NOC"],"prefix":"10.1109","author":[{"given":"A.","family":"Morgenshtein","sequence":"first","affiliation":[]},{"given":"I.","family":"Cidon","sequence":"additional","affiliation":[]},{"given":"A.","family":"Kolodny","sequence":"additional","affiliation":[]},{"family":"Ran Ginosar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/ESSCIRC.2003.1257204"},{"year":"2003","journal-title":"ITRS Roadmap Interconnect and Devices","key":"17"},{"key":"18","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/LPE.2000.155272","article-title":"minimum power and area n-tier multilevel interconnect architectures using optimal repeater insertion","author":"venkatesan","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"15","first-page":"56","article-title":"Effects of global interconnect optimizations on performance estimation of deep submicron designs","author":"cao","year":"2000","journal-title":"IEEE\/ACM CAD Conf"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/TED.2003.812509"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1145\/774572.774614"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/5.915376"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/DAC.2002.1012669"},{"key":"12","first-page":"99","article-title":"Logic Gates as Repeaters (LGR) for SoC timing optimization","author":"morgenshtein","year":"2003","journal-title":"IFIP International Conference on VLSI SOC"},{"year":"0","key":"21"},{"key":"3","first-page":"116","article-title":"Interconnect IP for gigascale system-on-chip","author":"saastamoinen","year":"2001","journal-title":"ECCTD"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1063\/1.1697872"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1016\/j.vlsi.2004.03.006"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1145\/378239.379048"},{"key":"10","first-page":"194","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1007\/978-1-4757-3385-3"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/966747.966753"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ISMVL.2001.924555"},{"key":"4","first-page":"618","article-title":"High-speed serial communication with error correction using 0.25 ?m CMOS technology","author":"suutari","year":"2001","journal-title":"ISCAS"},{"year":"1999","author":"sutherland","journal-title":"Logical Effort Designing Fast CMOS Circuits","key":"9"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ICCAD.2002.1167511"}],"event":{"name":"2004 International Symposium on System-on-Chip, 2004.","location":"Tampere, Finland"},"container-title":["2004 International Symposium on System-on-Chip, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9673\/30557\/01411181.pdf?arnumber=1411181","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:51:17Z","timestamp":1497635477000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1411181\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/issoc.2004.1411181","relation":{},"subject":[]}}