{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:56:58Z","timestamp":1725487018991},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/issoc.2004.1411183","type":"proceedings-article","created":{"date-parts":[[2005,3,31]],"date-time":"2005-03-31T18:26:51Z","timestamp":1112293611000},"page":"193-196","source":"Crossref","is-referenced-by-count":0,"title":["An in-circuit debug environment for multiprocessor SOCs based on a HDL risc soft-core"],"prefix":"10.1109","author":[{"given":"R.","family":"Pelliconi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Campi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Salsa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Mucci","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Macchiavelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"ICE In-circuit Emulation Logic for ARM Cores","year":"2004","key":"17"},{"journal-title":"In-circuit Emulation Interface for Multiple Cores","year":"2004","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502232"},{"journal-title":"Design of a VLIW Embedded Microprocessor for Reconfigurable Computing","year":"2003","author":"campi","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IWSOC.2003.1213041"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2003.1267734"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811977"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234288"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2003.1267707"},{"journal-title":"The ARM Processor Core","year":"2004","key":"2"},{"year":"2004","key":"1"},{"key":"10","article-title":"IP-reusable 32-bit VLIW rise core","author":"campi","year":"2001","journal-title":"Proc 25th ESSCIRC"},{"key":"7","article-title":"Altera, Xilinx heat up processor-core fray","author":"cataldo","year":"2001","journal-title":"EETimes"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"journal-title":"OpenRISC 1000 Architecture Manual","year":"2004","author":"lampret","key":"5"},{"journal-title":"The Leon2 Processor User Manual","year":"2004","author":"gaisler","key":"4"},{"journal-title":"MicroBlaze Hardware Reference Guide","year":"2004","key":"9"},{"journal-title":"Nios embedded processor 32-bit programmer's reference manual","year":"2004","key":"8"}],"event":{"name":"2004 International Symposium on System-on-Chip, 2004.","location":"Tampere, Finland"},"container-title":["2004 International Symposium on System-on-Chip, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9673\/30557\/01411183.pdf?arnumber=1411183","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T03:31:27Z","timestamp":1489548687000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1411183\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/issoc.2004.1411183","relation":{},"subject":[]}}