{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:11:29Z","timestamp":1773148289994,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1109\/issoc.2005.1595630","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T11:12:17Z","timestamp":1216379537000},"page":"2-6","source":"Crossref","is-referenced-by-count":27,"title":["Network-on-Chip: A New Paradigm for System-on-Chip Design"],"prefix":"10.1109","author":[{"given":"J.","family":"Nurmi","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411159"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.95"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840047"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261005"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213180"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCS.2005.1509849"},{"key":"14","year":"0"},{"key":"11","first-page":"281","article-title":"Interconnect IP for Gigascale System-on-Chip","author":"saastamoinen","year":"2001","journal-title":"Proc 19th Eur Conf Circuit Theory and Design (ECCTD 01)"},{"key":"12","article-title":"System Monitoring and Reconfiguration in Proteo","author":"sigu?enza tortosa","year":"2005","journal-title":"invited paper in Proc ReCoSoC"},{"key":"21","year":"0"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2003.1267730"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2005.1595667"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1268991"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044296"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.108"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"2","year":"2004","journal-title":"InterconnectCentric Design for Advanced SoC and"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.07.015"},{"key":"1","year":"2003","journal-title":"Networks on Chip"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4471-0189-5"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782202"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515723"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044298"},{"key":"9","year":"2001","journal-title":"Open Core Protocol Specification"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"}],"event":{"name":"2005 International Symposium on System-on-Chip","location":"Tampere, Finland","start":{"date-parts":[[2005,11,17]]},"end":{"date-parts":[[2005,11,17]]}},"container-title":["2005 International Symposium on System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10634\/33568\/01595630.pdf?arnumber=1595630","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T20:35:35Z","timestamp":1489523735000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1595630\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/issoc.2005.1595630","relation":{},"subject":[],"published":{"date-parts":[[2005]]}}}