{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:50:08Z","timestamp":1729644608066,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/issoc.2007.4427420","type":"proceedings-article","created":{"date-parts":[[2008,1,14]],"date-time":"2008-01-14T15:05:40Z","timestamp":1200323140000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["CMOS IC Design and Verilog-A Modelling of 10-Gb\/s PLL-Based Deserializer for Inter-Chip Communication in SOC"],"prefix":"10.1109","author":[{"given":"Maher","family":"Assaad","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David R.S.","family":"Cumming","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.173109"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.806284"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2000","author":"razavi","key":"ref6"},{"key":"ref5","article-title":"A 9–16 GB\/s Clock and Data Recovery Circuit with Three-State phase detector and Dual-Path Loop Architecture","author":"rezayee","year":"0","journal-title":"Solid-State Circuits Conference 2003 ESSCIRC'03 Proceedings of the 29th European Solid State Circuit Conference ESSCIRC'03"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2006.883334","article-title":"A 10Gb\/s CMOS CDR and DEMUX IC with a Quarter-Rate Linear Phase Detector","author":"byun","year":"2006","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref2","first-page":"1619","article-title":"A 2.4 Gb\/s\/pin Simultaneous Bidirectional Parallel link With Per-Pin Skew Compensation","volume":"35","author":"yeung","year":"2000","journal-title":"IEEE JSSC"},{"key":"ref1","article-title":"Modelling and Mitigation of Jitter in High-Speed Source-Synchronous Inter-Chip Communication Systems","author":"balamurugan","year":"0","journal-title":"IEEE Computer Society Proceedings of the 21st International conference on computer Design (ICCD'03)"}],"event":{"name":"2007 International Symposium on System-on-Chip","start":{"date-parts":[[2007,11,20]]},"location":"Tampere, Finland","end":{"date-parts":[[2007,11,21]]}},"container-title":["2007 International Symposium on System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4427417\/4427418\/04427420.pdf?arnumber=4427420","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T23:00:37Z","timestamp":1497740437000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4427420\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/issoc.2007.4427420","relation":{},"subject":[],"published":{"date-parts":[[2007,11]]}}}