{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T23:41:49Z","timestamp":1774741309211,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/issoc.2007.4427424","type":"proceedings-article","created":{"date-parts":[[2008,1,14]],"date-time":"2008-01-14T20:05:40Z","timestamp":1200341140000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Algorithm for Fast Statistical Timing Analysis"],"prefix":"10.1109","author":[{"given":"Jakob","family":"Salzmann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Sill","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Timmermann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"658","article-title":"Statistical gate delay model considering multiple input switching","author":"agarwal","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"556","DOI":"10.1109\/DAC.2002.1012687","article-title":"A general probabilistic framework for worst-case timing analysis","author":"orshansky","year":"2002","journal-title":"Proceedings of the 39th conference on Design automation"},{"key":"ref10","first-page":"201","article-title":"New paradigm of predictive MOSFET and interconnect modeling for early circuit design","author":"cao","year":"0","journal-title":"Custom Integrated Circuits Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016576"},{"key":"ref8","author":"weste","year":"2005","journal-title":"CMOS VLSI design - a circuit and systems perspective"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2005.1597039"},{"key":"ref2","article-title":"Models of Process Variations in Device and Interconnect","author":"boning","year":"2000","journal-title":"Design of High-Performance Microprocessor Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996695"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996588"}],"event":{"name":"2007 International Symposium on System-on-Chip","location":"Tampere, Finland","start":{"date-parts":[[2007,11,20]]},"end":{"date-parts":[[2007,11,21]]}},"container-title":["2007 International Symposium on System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4427417\/4427418\/04427424.pdf?arnumber=4427424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T03:00:37Z","timestamp":1497754837000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4427424\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/issoc.2007.4427424","relation":{},"subject":[],"published":{"date-parts":[[2007,11]]}}}