{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:43:22Z","timestamp":1729658602463,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/issoc.2007.4427438","type":"proceedings-article","created":{"date-parts":[[2008,1,14]],"date-time":"2008-01-14T20:05:40Z","timestamp":1200341140000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Control and datapath decoupling in the design of a NoC switch: area, power and performance implications"],"prefix":"10.1109","author":[{"given":"Simone","family":"Medardoni","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HDP.2005.251373"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.6"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244033"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.30"},{"key":"ref14","first-page":"148","author":"steenhof","year":"2006","journal-title":"Networks on Chips for high-end consumer-electronics TV system architectures"},{"journal-title":"Network interface architecture and design issues book chapter from Networks on Chips Technologyand Tools","year":"2006","author":"bertozzi","key":"ref15"},{"key":"ref16","first-page":"294","author":"wang","year":"2002","journal-title":"a power-performance simulator for interconnection network in ACM\/IEEE MICRO"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863753"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871531"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283815"},{"key":"ref4","first-page":"294","article-title":"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip, in Computers and Digital Techniques","volume":"150","author":"rijpkema","year":"2003","journal-title":"IEE Proceedings"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1145\/1150019.1136487","article-title":"A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks","author":"kim","year":"2006","journal-title":"Int Symp on Computer Architecture"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213180"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2003.1277494"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2005.7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.95"},{"key":"ref2","first-page":"559","article-title":"Xpipes Lite: a Synthesis Oriented Design Library for Networks on Chips","author":"stergiou","year":"2005","journal-title":"DAC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065726"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2006.97"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127986"},{"key":"ref22","first-page":"224","article-title":"Fault tolerance overhead in network-on-chip flow control schemes","author":"pullini","year":"2005","journal-title":"SBCCI"},{"key":"ref21","first-page":"21250","author":"banerjee","year":"2004","journal-title":"A power and performance model for network-on-chip architectures"}],"event":{"name":"2007 International Symposium on System-on-Chip","start":{"date-parts":[[2007,11,20]]},"location":"Tampere, Finland","end":{"date-parts":[[2007,11,21]]}},"container-title":["2007 International Symposium on System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4427417\/4427418\/04427438.pdf?arnumber=4427438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T03:00:37Z","timestamp":1497754837000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4427438\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/issoc.2007.4427438","relation":{},"subject":[],"published":{"date-parts":[[2007,11]]}}}