{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T16:30:50Z","timestamp":1778171450838,"version":"3.51.4"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/issoc.2007.4427442","type":"proceedings-article","created":{"date-parts":[[2008,1,14]],"date-time":"2008-01-14T15:05:40Z","timestamp":1200323140000},"page":"1-4","source":"Crossref","is-referenced-by-count":11,"title":["A New Look at Reversible Logic Implementation of Decimal Adder"],"prefix":"10.1109","author":[{"given":"Rekha K.","family":"James","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T. K","family":"Shahana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K. Poulose","family":"Jacob","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sreela","family":"Sasi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"255","article-title":"Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-bit Parallel ouusTiwAdder","author":"babu","year":"2005","journal-title":"VLSI Design 2005"},{"key":"ref3","article-title":"Reversible Computing","author":"toffoli","year":"1980","journal-title":"Tech memo MIT\/LCS\/TM-151 MIT Lab for Computer Science"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016879"},{"key":"ref6","article-title":"Improved Reversible Logic Implementation of Decimal Adder","author":"james","year":"2007","journal-title":"IEEE 11th VDAT Symposium"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.355056"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.122"},{"key":"ref12","article-title":"Reversible Logic Synthesis","author":"maslov","year":"2003"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1364\/ON.11.2.000011"},{"key":"ref7","first-page":"515","article-title":"Design of Full-adder With Reversible Gates","author":"khan","year":"2002","journal-title":"International Conference on Computer and Information Technology"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref9","article-title":"A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look-Ahead and Other Adder Architectures","author":"thapliyal","year":"2005","journal-title":"Tenth Asia-Pacific Computer Systems Architecture Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"}],"event":{"name":"2007 International Symposium on System-on-Chip","location":"Tampere, Finland","start":{"date-parts":[[2007,11,20]]},"end":{"date-parts":[[2007,11,21]]}},"container-title":["2007 International Symposium on System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4427417\/4427418\/04427442.pdf?arnumber=4427442","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:10:05Z","timestamp":1489677005000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4427442\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/issoc.2007.4427442","relation":{},"subject":[],"published":{"date-parts":[[2007,11]]}}}