{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:48:33Z","timestamp":1729673313261,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/issoc.2008.4694863","type":"proceedings-article","created":{"date-parts":[[2008,12,9]],"date-time":"2008-12-09T16:54:50Z","timestamp":1228841690000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A flexible modeling and simulation framework for Design Space Exploration"],"prefix":"10.1109","author":[{"given":"Camille","family":"Jalier","sequence":"first","affiliation":[]},{"given":"Didier","family":"Lattard","sequence":"additional","affiliation":[]},{"given":"Gilles","family":"Sassatelli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775943"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.21"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/775935.775938"},{"key":"1","article-title":"faust: on-chip distributed soc architecture for 4g baseband modem chipset","author":"durand","year":"2005","journal-title":"Proc of the IP\/SOC'05 conference"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.19"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/2.963445"},{"key":"5","article-title":"verification strategy for integration 3g baseband soc","author":"chatelain","year":"2003","journal-title":"Proc Design Automation Conf (DAC)"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2003.1210097"},{"key":"9","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1007\/BFb0024720","article-title":"the bulk synchronous parallel random access machine","volume":"2","author":"tiskin","year":"1996","journal-title":"Proc of EURO-PAR'96"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909339"},{"key":"11","article-title":"a methodology for architecture exploration of heterogeneous signal processing systems","author":"lieverse","year":"1997","journal-title":"Proc of the IEEE Int Workshop on Signal Processing Systems (SIPS)"}],"event":{"name":"2008 International Symposium on System-on-Chip (SOC)","start":{"date-parts":[[2008,11,5]]},"location":"Tampere, Finland","end":{"date-parts":[[2008,11,6]]}},"container-title":["2008 International Symposium on System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4686745\/4694855\/04694863.pdf?arnumber=4694863","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T10:34:17Z","timestamp":1497782057000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4694863\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/issoc.2008.4694863","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}