{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:44:44Z","timestamp":1725475484272},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/issoc.2008.4694869","type":"proceedings-article","created":{"date-parts":[[2008,12,9]],"date-time":"2008-12-09T21:54:50Z","timestamp":1228859690000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["FlexPath NP - A network processor architecture with flexible processing paths"],"prefix":"10.1109","author":[{"given":"Michael","family":"Meitinger","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rainer","family":"Ohlendorf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Wild","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Herkersdorf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Mixed Packet Size Throughput","year":"0","author":"agilent","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.194"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.16"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.01.009"},{"key":"12","article-title":"a packet classification technique for on-chip processing path selection","author":"ohlendorf","year":"2007","journal-title":"Workshop on Application Specific Processors (WASP'07)"},{"key":"3","article-title":"network processor load balancing for high-speed links","author":"dittmann","year":"2002","journal-title":"SPECTS'2002"},{"journal-title":"AMCC nP7300 Product Brief","year":"0","key":"2"},{"journal-title":"Intel\ufffd IXP2800 Product Brief","year":"0","key":"1"},{"year":"0","key":"10"},{"journal-title":"Xelerated? X10q Network Processor Product Brief","year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370287"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2006.1709687"},{"key":"4","article-title":"load balancing for parallel forwarding","author":"shi","year":"2005","journal-title":"IEEE Transactions on Networking"},{"journal-title":"SafeNet SafeXcel 5160 Inline Security Processor","year":"0","key":"9"},{"journal-title":"Ethernity ENET3000 Product Brief","year":"0","key":"8"}],"event":{"name":"2008 International Symposium on System-on-Chip (SOC)","start":{"date-parts":[[2008,11,5]]},"location":"Tampere, Finland","end":{"date-parts":[[2008,11,6]]}},"container-title":["2008 International Symposium on System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4686745\/4694855\/04694869.pdf?arnumber=4694869","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:42:30Z","timestamp":1489765350000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4694869\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/issoc.2008.4694869","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}