{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:20:32Z","timestamp":1729628432075,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/issoc.2008.4694870","type":"proceedings-article","created":{"date-parts":[[2008,12,9]],"date-time":"2008-12-09T21:54:50Z","timestamp":1228859690000},"page":"1-8","source":"Crossref","is-referenced-by-count":4,"title":["Micronmesh for fault-tolerant GALS Multiprocessors on FPGA"],"prefix":"10.1109","author":[{"given":"Heikki","family":"Kariniemi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jari","family":"Nurmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"volume":"1 2","journal-title":"Stratix III Device Handbook","year":"2007","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753324"},{"journal-title":"Interconnection Networks An Engineering Approach","year":"2003","author":"duato","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2006.1649609"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/71.841738"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.44"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195021"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0369-9"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.35"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.104"},{"key":"5","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1145\/1150019.1136487","article-title":"a gracefully degrading and energy-efficient modular router architecture for on-chip networks","author":"kim","year":"2006","journal-title":"Proceedings of the 33rd International Symposium on Computer Architecture"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.128"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907263"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.55"}],"event":{"name":"2008 International Symposium on System-on-Chip (SOC)","start":{"date-parts":[[2008,11,5]]},"location":"Tampere, Finland","end":{"date-parts":[[2008,11,6]]}},"container-title":["2008 International Symposium on System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4686745\/4694855\/04694870.pdf?arnumber=4694870","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T14:34:17Z","timestamp":1497796457000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4694870\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/issoc.2008.4694870","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}