{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:27Z","timestamp":1759146807272,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/issoc.2008.4694878","type":"proceedings-article","created":{"date-parts":[[2008,12,9]],"date-time":"2008-12-09T21:54:50Z","timestamp":1228859690000},"page":"1-4","source":"Crossref","is-referenced-by-count":51,"title":["Congestion-aware task mapping in heterogeneous MPSoCs"],"prefix":"10.1109","author":[{"given":"Ewerson","family":"Carvalho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando","family":"Moraes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"19"},{"year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2007.26"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.003"},{"year":"0","key":"16"},{"journal-title":"Fault and Energy-Aware Communication Map-ping with Guaranteed Latency for Applications Implemented on","year":"2005","author":"manolache","key":"13"},{"key":"14","article-title":"automated memory-aware application distribution for multi-processor system-on-chips","volume":"53 11","author":"orsila","year":"2007","journal-title":"Journal of Systems Architec-ture"},{"year":"0","key":"11"},{"year":"0","key":"12"},{"year":"0","key":"3"},{"journal-title":"Product Brief","article-title":"tile64 processor","year":"2007","key":"2"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.49"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378471"},{"key":"5","article-title":"energy- and performance-aware mapping for regular noc architectures","volume":"24 4","author":"hu","year":"2005","journal-title":"IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems"},{"year":"0","key":"4"},{"year":"0","key":"9"},{"year":"0","key":"8"}],"event":{"name":"2008 International Symposium on System-on-Chip (SOC)","start":{"date-parts":[[2008,11,5]]},"location":"Tampere, Finland","end":{"date-parts":[[2008,11,6]]}},"container-title":["2008 International Symposium on System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4686745\/4694855\/04694878.pdf?arnumber=4694878","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:55:32Z","timestamp":1489766132000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4694878\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/issoc.2008.4694878","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}