{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:28:24Z","timestamp":1725625704171},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/issoc.2008.4694889","type":"proceedings-article","created":{"date-parts":[[2008,12,9]],"date-time":"2008-12-09T21:54:50Z","timestamp":1228859690000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A state based framework for efficient system-level power estimation of of costum reconfigurable cores"],"prefix":"10.1109","author":[{"given":"Ali","family":"Ahmadinia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Balal","family":"Ahmad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tughrul","family":"Arslan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1145\/280756.280881","article-title":"system-level power estimation and optimization","author":"benini","year":"1998","journal-title":"Proc of the Int Symposium on Low Power Electronics and Design"},{"key":"2","first-page":"112","article-title":"soft-output decoding algorithms for continuous decoding of parallel concatenated convolutional codes","author":"benedetto","year":"1996","journal-title":"Proceedings of ICC 96"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594742"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.138"},{"key":"7","first-page":"141","article-title":"a hybrid approach for core-based system-level power modeling","author":"givargis","year":"2000","journal-title":"Proceedings of ASPDAC conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084874"},{"key":"5","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269258"},{"key":"9","first-page":"143","article-title":"Analytical energy dissipation models for low power caches","author":"kamble","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808443"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6065-4"},{"journal-title":"White paper Power Management in Complex SoC Design","year":"0","author":"flynn","key":"12"}],"event":{"name":"2008 International Symposium on System-on-Chip (SOC)","start":{"date-parts":[[2008,11,5]]},"location":"Tampere, Finland","end":{"date-parts":[[2008,11,6]]}},"container-title":["2008 International Symposium on System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4686745\/4694855\/04694889.pdf?arnumber=4694889","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T14:34:17Z","timestamp":1497796457000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4694889\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/issoc.2008.4694889","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}