{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:14:05Z","timestamp":1725470045146},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/issoc.2011.6089225","type":"proceedings-article","created":{"date-parts":[[2011,12,6]],"date-time":"2011-12-06T21:01:09Z","timestamp":1323205269000},"page":"22-28","source":"Crossref","is-referenced-by-count":0,"title":["A hybrid model of speculative execution and scout threading for auto-memoization processor"],"prefix":"10.1109","author":[{"given":"Tomoki","family":"Ikegaya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryosuke","family":"Oda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tatsuhiro","family":"Yamada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomoaki","family":"Tsumura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Matsuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuhiko","family":"Nakashima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645819"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1145\/360128.360151","article-title":"Register integration: A simple and efficient implementation of squash reuse","author":"roth","year":"2000","journal-title":"33rd MICRO"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379255"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106802"},{"article-title":"Paradigms of Artificial Intelligence Programming","year":"1992","author":"norvig","key":"ref14"},{"key":"ref15","article-title":"Platform 2015: Intel processor and platform evolution for the next decade","author":"borkar","year":"0","journal-title":"Intel Corp White Paper"},{"key":"ref16","article-title":"Speculative precomputation on chip multiprocessors","author":"brown","year":"0","journal-title":"Proc of the 6th Workshop on Multithreaded Execution Architecture and Compilation (METAC-6)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.23"},{"journal-title":"The Sparc Architecture Manual Version 9","year":"1994","author":"weaver","key":"ref18"},{"year":"1998","key":"ref19","article-title":"SPARC64-III User's Guide, HAL Computer Systems\/Fujitsu"},{"journal-title":"TILE-Gx Processor Family Product Brief","year":"2009","key":"ref4"},{"journal-title":"Product Brief TILE64 Processor 2007","article-title":"Tilera Corporation","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PDCAT.2009.67"},{"key":"ref5","first-page":"245","article-title":"Design and evaluation of an auto-memoization processor","author":"tsumura","year":"0","journal-title":"Proc Parallel and Distributed Computing and Networks"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.49"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IC-NC.2010.46"},{"key":"ref2","article-title":"UltraSPARC T2: A Highly-Threaded, Power-Efficient, SPARC SOC","author":"shah","year":"2007","journal-title":"A-SSCC 2007 Tech Rep"},{"journal-title":"ARM Ltd The ARM Cortex-A9 Processors","year":"2007","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566464"},{"journal-title":"Feature Sheet MOSAID Class-IC DC18288","article-title":"MOSAID Technologies Inc","year":"2003","key":"ref20"}],"event":{"name":"2011 International Symposium on System-on-Chip - SOC","start":{"date-parts":[[2011,10,31]]},"location":"Tampere, Finland","end":{"date-parts":[[2011,11,2]]}},"container-title":["2011 International Symposium on System on Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6085645\/6089208\/06089225.pdf?arnumber=6089225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T10:53:20Z","timestamp":1497956000000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6089225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/issoc.2011.6089225","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}