{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T00:57:39Z","timestamp":1725757059294},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/issoc.2011.6089691","type":"proceedings-article","created":{"date-parts":[[2011,12,6]],"date-time":"2011-12-06T16:01:09Z","timestamp":1323187269000},"page":"34-41","source":"Crossref","is-referenced-by-count":9,"title":["Exploring instruction caching strategies for tightly-coupled shared-memory clusters"],"prefix":"10.1109","author":[{"given":"Daniele","family":"Bortolotti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Paterna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Pinto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martino","family":"Ruggiero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"ARM 11 product page","year":"0","key":"ref10"},{"journal-title":"SkyEye full system simulator","year":"0","key":"ref11"},{"journal-title":"l l Zl The SoClib platform","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763085"},{"journal-title":"Plurality Ltd - HyperCore Software Developer's Handbook","year":"0","key":"ref4"},{"journal-title":"Plurality Ltd - The HyperCore Processor","year":"0","key":"ref3"},{"key":"ref6","article-title":"Performance and Energy Trade-offs Analysis of L2 on-Chip Cache Architectures for Embedded MPSoCs","author":"aly","year":"2010","journal-title":"GLSVLSI"},{"journal-title":"Platform 2012 A Many-core Programmable Accelerator for Ultra-Efficient Embedded Computing in Nanometer Technology","article-title":"ST Microelectronics and CEA","year":"2010","key":"ref5"},{"journal-title":"SystemC Language","year":"0","key":"ref8"},{"journal-title":"The MPARM virtual platform","year":"0","key":"ref7"},{"key":"ref2","article-title":"Demystifying gpu microarchitecture through microbenchmarkin.o","author":"wong","year":"2010","journal-title":"TSPASS"},{"journal-title":"Whitepaper NVIDIA's Next Generation CUDA Compute Architecture Fermi","year":"0","key":"ref1"},{"journal-title":"The SimSoc project","year":"0","key":"ref9"}],"event":{"name":"2011 International Symposium on System-on-Chip - SOC","start":{"date-parts":[[2011,10,31]]},"location":"Tampere, Finland","end":{"date-parts":[[2011,11,2]]}},"container-title":["2011 International Symposium on System on Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6085645\/6089208\/06089691.pdf?arnumber=6089691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T09:48:50Z","timestamp":1490089730000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6089691\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/issoc.2011.6089691","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}