{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:27:56Z","timestamp":1730276876467,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/issoc.2012.6376347","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T13:46:48Z","timestamp":1355838408000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["A double data rate 8T-cell SRAM architecture for systems-on-chip"],"prefix":"10.1109","author":[{"given":"Saleh M.","family":"Abdel-Hafeez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Shatnawi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"CMOS Logic Circuit Design","year":"1999","author":"uyemura","key":"13"},{"journal-title":"0 09 ?m CMOS ASIC Process Digests","year":"2005","key":"11"},{"journal-title":"0 09 ?m CMOS ASIC Process Digests","year":"2005","key":"12"},{"journal-title":"Anandtech (Intel I7)","year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126608004599"},{"journal-title":"System and Method for Efficiently Implementing A Double Data Rate Memory Architecture","year":"2002","author":"abdel-hafeez","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"7","first-page":"100","article-title":"Design and implementation of 8kbits low power SRAM in 180nm technology","volume":"3","author":"reddy g m","year":"2009","journal-title":"Proceedings of the International Conference of Engineers and Computer Scientists"},{"key":"6","first-page":"130","article-title":"A 65nm ultra-high-density dual-port SRAM with 0.71?m2 8T-cell for SoC","author":"nii","year":"2006","journal-title":"Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774810"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619716"}],"event":{"name":"2012 International Symposium on System-on-Chip - SOC","start":{"date-parts":[[2012,10,10]]},"location":"Tampere, Finland","end":{"date-parts":[[2012,10,12]]}},"container-title":["2012 International Symposium on System on Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362324\/6376346\/06376347.pdf?arnumber=6376347","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T18:21:08Z","timestamp":1490120468000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6376347\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/issoc.2012.6376347","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}