{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,9]],"date-time":"2026-09-09T15:50:20Z","timestamp":1788969020404,"version":"build-2803163510"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/issoc.2012.6376370","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T13:46:48Z","timestamp":1355838408000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Ultra-low latency NoC testing via pseudo-random test pattern compaction"],"prefix":"10.1109","author":[{"given":"Herve'","family":"Tatenguem","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alessandro","family":"Strano","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vineeth","family":"Govind","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118263"},{"key":"22","first-page":"35","article-title":"Addressing manufacturing challenges with cost-effective fault tolerant routing","author":"rodrigo","year":"2010","journal-title":"NoCs 2010"},{"key":"17","first-page":"131","article-title":"Testing strategies for network on chip","author":"ubar","year":"2003","journal-title":"Book \"network on Chip"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/54.980050"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011112"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.45"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364619"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584020"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1049\/iet-cdt.2008.0096","article-title":"DfT-based external test and diagnosis of mesh-like NoCs","author":"raik","year":"2009","journal-title":"IET Computers and Digital Techniques"},{"key":"12","first-page":"812","article-title":"VICIS: A reliable network for unreliable silicon","author":"bertacco","year":"2009","journal-title":"DAC"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.22"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763109"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244018"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/2107763.2107769"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118263"},{"key":"10","first-page":"62","article-title":"Architecture of the scalable communications core's network on chip","author":"iiitzky","year":"2007","journal-title":"IEEE Micro"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"6","first-page":"559","article-title":"Xpipes lite: A synthesis oriented design library for networks on chips","author":"stergiou","year":"2005","journal-title":"DAC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.55"},{"key":"4","first-page":"17","article-title":"Fast and efficient static compaction of test sequences using bipartite graph representation","author":"markus","year":"1999","journal-title":"Proc of the Second Electronic Circuits and Systems Conference (ECS'99"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.41"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260967"}],"event":{"name":"2012 International Symposium on System-on-Chip - SOC","location":"Tampere, Finland","start":{"date-parts":[[2012,10,10]]},"end":{"date-parts":[[2012,10,12]]}},"container-title":["2012 International Symposium on System on Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362324\/6376346\/06376370.pdf?arnumber=6376370","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T00:22:01Z","timestamp":1498004521000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6376370\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/issoc.2012.6376370","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}