{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:10:40Z","timestamp":1725707440293},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/issoc.2012.6376372","type":"proceedings-article","created":{"date-parts":[[2012,12,18]],"date-time":"2012-12-18T13:46:48Z","timestamp":1355838408000},"page":"1-5","source":"Crossref","is-referenced-by-count":7,"title":["Effects of scaling a coarse-grain reconfigurable array on power and energy consumption"],"prefix":"10.1109","author":[{"given":"Waqar","family":"Hussain","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tapani","family":"Ahonen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jari","family":"Nurmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2011.5963942"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491775"},{"key":"14","first-page":"188","article-title":"A pipelined infrastructure for the distribution of the configuration bitstream in a coarse-grain reconfigurable array","author":"garzia","year":"2008","journal-title":"Proceedings of the 4th International Workshop on Reconfigurable Communication-centric System-on-Chip (ReCoSoC'08)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2010.5625545"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629990"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-5530-0_5"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2009.5397829"},{"key":"6","article-title":"Designing fast fourier transform accelerators for orthogonal frequency-division multiplexing systems","author":"hussain","year":"2010","journal-title":"Springer J Signal Process Syst"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272353"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-008-0071-3"},{"key":"9","first-page":"279","article-title":"A reconfigurable architecture for entropy decoding and IDCT in H.264","author":"chia-cheng","year":"2009","journal-title":"VLSI Design Automation and Test 2009 VLSI-DAT '09 International Symposium on"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.39"}],"event":{"name":"2012 International Symposium on System-on-Chip - SOC","start":{"date-parts":[[2012,10,10]]},"location":"Tampere","end":{"date-parts":[[2012,10,12]]}},"container-title":["2012 International Symposium on System on Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6362324\/6376346\/06376372.pdf?arnumber=6376372","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,5]],"date-time":"2020-02-05T16:55:53Z","timestamp":1580921753000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6376372\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/issoc.2012.6376372","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}