{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:14:14Z","timestamp":1725624854290},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/issoc.2013.6675270","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T16:20:55Z","timestamp":1386174055000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["ViSA: A highly efficient slot architecture enabling multi-objective ASIP cores"],"prefix":"10.1109","author":[{"given":"Peter","family":"Figuli","sequence":"first","affiliation":[]},{"given":"Carsten","family":"Tradowsky","sequence":"additional","affiliation":[]},{"given":"Nadine","family":"Gaertner","sequence":"additional","affiliation":[]},{"given":"Juergen","family":"Becker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/MC.2003.1231200"},{"year":"2010","author":"hubner","journal-title":"Multiprocessor System-on-Chip Hardware Design and Tool Integration","key":"2"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1016\/0308-9126(86)90105-7"},{"year":"0","author":"schuette","key":"1"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1007\/978-1-4419-6460-1_11"},{"key":"6","first-page":"1","article-title":"Flexible v LIW processor based on FPGA for efficient embedded real-time image processing","author":"brost","year":"2013","journal-title":"Journal of Real-Time Image Processing"},{"key":"5","article-title":"RISPP: Rotating instruction set processing platform","author":"bauer","year":"2007","journal-title":"44th ACMIIEEE Design Automation Conference"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1145\/1142980.1142986"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/RTC.2012.6418198"},{"key":"8","article-title":"I-Core: A run-time adaptive processor for embedded multi-core systems","author":"henkel","year":"2011","journal-title":"International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/ReConFig.2012.6416735"}],"event":{"name":"2013 International Symposium on System-on-Chip (SoC)","start":{"date-parts":[[2013,10,23]]},"location":"Tampere, Finland","end":{"date-parts":[[2013,10,24]]}},"container-title":["2013 International Symposium on System on Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6663741\/6675254\/06675270.pdf?arnumber=6675270","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T19:42:52Z","timestamp":1490211772000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6675270\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/issoc.2013.6675270","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}