{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T01:32:48Z","timestamp":1725759168527},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/issoc.2014.6972435","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T22:29:23Z","timestamp":1418077763000},"page":"1-8","source":"Crossref","is-referenced-by-count":6,"title":["An implementation of Auto-Memoization mechanism on ARM-based superscalar processor"],"prefix":"10.1109","author":[{"given":"Yuuki","family":"Shibata","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takanori","family":"Tsumura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomoaki","family":"Tsumura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuhiko","family":"Nakashima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604688"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICNC.2012.17"},{"journal-title":"ARM Architecture Reference Manual\"ARM DDI 0100E","year":"2000","key":"10"},{"key":"1","first-page":"245","article-title":"Design and evaluation of an auto-memoization processor","author":"tsumura","year":"2007","journal-title":"Proc Parallel and Distributed Computing and Networks"},{"key":"7","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1145\/377792.377850","article-title":"Load and store reuse using register file contents","author":"onder","year":"2001","journal-title":"Ics'Ol"},{"key":"6","first-page":"61","article-title":"Load redundancy removal through instruction reuse","author":"yang","year":"2000","journal-title":"Int'l Can! on Parallel Processing"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2000.888334"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1999.797385"},{"journal-title":"Sun Microsystems","article-title":"UltraSPARC iii cu user's manual","year":"2002","key":"9"},{"journal-title":"Paradigms of Artificial Intelligence Programming","year":"1992","author":"norvig","key":"8"},{"year":"0","key":"11"},{"year":"0","key":"12"}],"event":{"name":"2014 International Symposium on System-on-Chip (SoC)","start":{"date-parts":[[2014,10,28]]},"location":"Tampere, Finland","end":{"date-parts":[[2014,10,29]]}},"container-title":["2014 International Symposium on System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6961602\/6972425\/06972435.pdf?arnumber=6972435","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,30]],"date-time":"2023-07-30T14:39:53Z","timestamp":1690727993000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6972435\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/issoc.2014.6972435","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}