{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:49:20Z","timestamp":1759146560385},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/issoc.2014.6972438","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T17:29:23Z","timestamp":1418059763000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Unbalanced buffer tree synthesis to suppress ground bounce for fine-grain power gating"],"prefix":"10.1109","author":[{"given":"Kimiyoshi","family":"Usami","sequence":"first","affiliation":[]},{"given":"Makoto","family":"Miyauchi","sequence":"additional","affiliation":[]},{"given":"Masaru","family":"Kudo","sequence":"additional","affiliation":[]},{"given":"Kazumitsu","family":"Takagi","sequence":"additional","affiliation":[]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[]},{"given":"Mitaro","family":"Namiki","sequence":"additional","affiliation":[]},{"given":"Masaaki","family":"Kondo","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Nakamura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810785"},{"key":"16","first-page":"3","article-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc 2001 International Workshop on Workload Characterization"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742995"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-68953-1_10"},{"journal-title":"An Introduction to Genetic Algorithms","year":"1999","author":"mitchell","key":"11"},{"journal-title":"CMOS VLSI Design","year":"2011","author":"weste","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977306"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696281"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.63"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2006.307541"},{"journal-title":"Low Power Methodology Manual For System-on-Chip Design","year":"2007","author":"keating","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231828"},{"key":"4","first-page":"612","article-title":"A fine grain dynamic sleep control scheme in MIPS r3000","author":"seki","year":"2008","journal-title":"Proc 26th IEEE International Conference on Computer Design"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010151"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493907"}],"event":{"name":"2014 International Symposium on System-on-Chip (SoC)","start":{"date-parts":[[2014,10,28]]},"location":"Tampere, Finland","end":{"date-parts":[[2014,10,29]]}},"container-title":["2014 International Symposium on System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6961602\/6972425\/06972438.pdf?arnumber=6972438","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T21:37:43Z","timestamp":1489613863000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6972438\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/issoc.2014.6972438","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}