{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:53:13Z","timestamp":1729641193096,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/issoc.2014.6972443","type":"proceedings-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T22:29:23Z","timestamp":1418077763000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Fast Memory Region: 3D DRAM memory concept evaluated for JPEG2000 algorithm"],"prefix":"10.1109","author":[{"given":"Alex","family":"Schoenberger","sequence":"first","affiliation":[]},{"given":"Klaus","family":"Hofmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2013","key":"17"},{"year":"2014","key":"18"},{"year":"2012","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2014.6862663"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.93"},{"year":"2012","key":"14"},{"key":"11","first-page":"i","article-title":"DRAMA: An Architecture for Accelerated Processing near Memory","volume":"pp","author":"farmahini-farahani","year":"2014","journal-title":"Computer Architecture Letters"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702348"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.93"},{"key":"2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/HPCA.2010.5416628","article-title":"An optimized 3Dstacked memory architecture by exploiting excessive, high-density TSV bandwidth","author":"woo","year":"2010","journal-title":"High Petformance Computer Architecture (HPCA) 2010 IEEE 16th International Symposium on"},{"journal-title":"Computer Architecture-A Quantitative Approach","year":"2003","author":"hennessy","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509676"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1064212.1064232"},{"key":"5","first-page":"1","article-title":"MCSMC: A new paraUel Multi-level Cache Simulator for multi-core processors","author":"ismail","year":"2013","journal-title":"Electronics Communications and Photonics Conference (SIECPC) 2013 Saudi International"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429399"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235125"}],"event":{"name":"2014 International Symposium on System-on-Chip (SoC)","start":{"date-parts":[[2014,10,28]]},"location":"Tampere, Finland","end":{"date-parts":[[2014,10,29]]}},"container-title":["2014 International Symposium on System-on-Chip (SoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6961602\/6972425\/06972443.pdf?arnumber=6972443","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T01:44:54Z","timestamp":1498182294000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6972443\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/issoc.2014.6972443","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}