{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:23:46Z","timestamp":1729621426540,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/isspa.2003.1224780","type":"proceedings-article","created":{"date-parts":[[2004,6,22]],"date-time":"2004-06-22T16:27:43Z","timestamp":1087921663000},"page":"621-624 vol.1","source":"Crossref","is-referenced-by-count":0,"title":["A photocell-array with on-chip normalisation and mismatch compensation"],"prefix":"10.1109","author":[{"given":"G.","family":"Fikos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Voliotidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"siskos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.551910"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5267-3"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1639-8","author":"mead","year":"1989","journal-title":"Analog VLSI and Neural Systems"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2001.958123"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/82.913190"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1639-8_10","article-title":"Adaptive retina","author":"mead","year":"1989","journal-title":"Analog VLSI Implementations of Neural Systems"},{"key":"4","doi-asserted-by":"crossref","first-page":"1146","DOI":"10.1109\/4.859503","article-title":"A logarithmic response cmos image sensor with on-chip calibration","volume":"35","author":"kavadias","year":"2000","journal-title":"Journal of Solid-State Circuits IEEE"},{"journal-title":"Analysis synthesis and implementation of networks of multiple-input translinear elements","year":"1997","author":"minch","key":"8"}],"event":{"name":"Seventh International Symposium on Signal Processing and Its Applications, 2003. Proceedings.","start":{"date-parts":[[2003,7,4]]},"location":"Paris, France","end":{"date-parts":[[2003,7,4]]}},"container-title":["Seventh International Symposium on Signal Processing and Its Applications, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8675\/27494\/01224780.pdf?arnumber=1224780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:16:01Z","timestamp":1497586561000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1224780\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isspa.2003.1224780","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}