{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:47:37Z","timestamp":1725457657241},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isspa.2005.1580258","type":"proceedings-article","created":{"date-parts":[[2006,10,4]],"date-time":"2006-10-04T10:20:03Z","timestamp":1159957203000},"page":"311-314","source":"Crossref","is-referenced-by-count":2,"title":["VLIW instruction scheduling for DSP processors based on rough set theory"],"prefix":"10.1109","volume":"1","author":[{"family":"Shu Xiao","sequence":"first","affiliation":[]},{"given":"E.M-K.","family":"Lai","sequence":"additional","affiliation":[]},{"given":"A.P.","family":"Vinod","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"15"},{"key":"13","doi-asserted-by":"crossref","first-page":"328","DOI":"10.1109\/ICCD.1998.727070","article-title":"Software power estimation and optimisation for high performance, 32-bit embedded processors","author":"russell","year":"1998","journal-title":"Proc Int Conf Comput Design VLSI Comput"},{"year":"0","key":"14"},{"journal-title":"Rough Sets Theoretical Aspects of Reasoning about Data","year":"1991","author":"pawlak","key":"11"},{"journal-title":"Genetic Algorithms in Search Optimization and Machine Learning","year":"1989","author":"goldberg","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.2000.874029"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581663"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383091"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-7908-1781-2","author":"liu","year":"2002","journal-title":"Theory and Practice of Uncertain Programming"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337426"},{"key":"6","first-page":"326","article-title":"Instruction level power analysis and optimization of software","author":"tiwari","year":"1996","journal-title":"Proc Int Conf on VLSI Design"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1996.550589"},{"key":"4","article-title":"A branch and bound algorithm for power-aware instruction scheduling of VLIW architecture","author":"xiao","year":"2004","journal-title":"Proc Workshop Compilers and Tools for Constrained Embedded Syst"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012747"},{"journal-title":"Power estimation and optimization methodologies for VLIW-based embedded systems","year":"2003","author":"zaccaria","key":"8"}],"event":{"name":"Eighth International Symposium on Signal Processing and Its Applications, 2005.","location":"Sydney, Australia"},"container-title":["Proceedings of the Eighth International Symposium on Signal Processing and Its Applications, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10550\/33373\/01580258.pdf?arnumber=1580258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T05:50:51Z","timestamp":1497678651000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1580258\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isspa.2005.1580258","relation":{},"subject":[]}}