{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:15:04Z","timestamp":1725516904500},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,2]]},"DOI":"10.1109\/isspa.2007.4555291","type":"proceedings-article","created":{"date-parts":[[2008,7,3]],"date-time":"2008-07-03T14:35:01Z","timestamp":1215095701000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A high-performance architecture for irregular LDPC decoding algorithm using input-multiplexing method"],"prefix":"10.1109","author":[{"given":"O.","family":"Sarbishei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Mohtashami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2001.957328"},{"key":"ref11","first-page":"235","article-title":"A LDPC parity-check matrix construction for parallel hardware decoding","author":"verdier","year":"2003","journal-title":"Proceeding of 3rd International Symposium on Turbo-Codes and Related Topics Brest France"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VETECF.2003.1285102"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2003.1204466"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/18.910572"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/18.910573"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/18.910578"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922207"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el:19970362"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"article-title":"Efficient Decoding Algorithms for low density parity check codes","year":"2005","author":"blad","key":"ref6"},{"key":"ref5","first-page":"221","article-title":"Design of Irregular LDPC Codes on a Single Chip FPGA","author":"pei","year":"2004","journal-title":"IEEE 6th CAS Symp on Emerging Technologies Mobile and Wireless"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2004.836563"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/wcm.86"},{"key":"ref2","first-page":"189","article-title":"Iterative processing: from applications to parallel implementations","author":"al-rawi","year":"2003"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.987093"}],"event":{"name":"2007 9th International Symposium on Signal Processing and Its Applications (ISSPA)","start":{"date-parts":[[2007,2,12]]},"location":"Sharjah, United Arab Emirates","end":{"date-parts":[[2007,2,15]]}},"container-title":["2007 9th International Symposium on Signal Processing and Its Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4542559\/4555273\/04555291.pdf?arnumber=4555291","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T23:00:45Z","timestamp":1489705245000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4555291\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,2]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isspa.2007.4555291","relation":{},"subject":[],"published":{"date-parts":[[2007,2]]}}}