{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:06:12Z","timestamp":1729663572725,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/isspa.2010.5605507","type":"proceedings-article","created":{"date-parts":[[2010,10,20]],"date-time":"2010-10-20T15:24:39Z","timestamp":1287588279000},"page":"802-805","source":"Crossref","is-referenced-by-count":0,"title":["The effect of the digit slicing architecture on the FFT butterfly"],"prefix":"10.1109","author":[{"given":"Yazan","family":"Samir","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rozita","family":"Teymourzadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(98)00048-2"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"journal-title":"Digital Signal Processing Theory Design and Implementation","year":"1976","author":"peled","key":"13"},{"journal-title":"Digit Slicing Architecture for Real Time Digital Filters","year":"1980","author":"sharrif","key":"14"},{"key":"11","article-title":"Parallel-computing approach for FFT implementation on digital signal processor (DSP)","volume":"42","author":"hsu","year":"2008","journal-title":"Engineering & Technology"},{"key":"12","article-title":"A modular approach to the hardware implementation of digital filters","volume":"46","author":"bin nun","year":"1976","journal-title":"The Radio and Electronic Engineer"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TAU.1969.1162042"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TAU.1969.1162043"},{"journal-title":"Discrete-Time Signal Processing","year":"1990","author":"oppenheim","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.748190"},{"key":"7","doi-asserted-by":"crossref","first-page":"1402","DOI":"10.1016\/j.sigpro.2006.12.004","article-title":"Novel design of multiplier-less FFT processors","volume":"87","author":"zhou","year":"2007","journal-title":"Signal Processing"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2007.892722"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/82.466641"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1977.1162973"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/SMELEC.2006.380712"},{"key":"8","article-title":"Multiplier less FFT processor architecture for signal and image processing","author":"prasanthi","year":"2005","journal-title":"ICISIP"}],"event":{"name":"2010 10th International Conference on Information Sciences, Signal Processing and their Applications (ISSPA)","start":{"date-parts":[[2010,5,10]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,5,13]]}},"container-title":["10th International Conference on Information Science, Signal Processing and their Applications (ISSPA 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5605286\/5605401\/05605507.pdf?arnumber=5605507","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T11:19:26Z","timestamp":1497871166000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5605507\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isspa.2010.5605507","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}