{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,27]],"date-time":"2025-07-27T07:14:04Z","timestamp":1753600444596},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/istc.2016.7593077","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T17:04:10Z","timestamp":1476983050000},"source":"Crossref","is-referenced-by-count":16,"title":["On the applicability of trellis compression to Turbo-Code decoder hardware architectures"],"prefix":"10.1109","author":[{"given":"Stefan","family":"Weithoffer","sequence":"first","affiliation":[]},{"given":"Frederic","family":"Pohl","sequence":"additional","affiliation":[]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSSE.1998.738095"},{"key":"ref11","first-page":"284c","article-title":"A 1Gbps LTE-advanced turbo-decoder ASIC in 65nm CMOS","author":"belfanti","year":"2013","journal-title":"2013 Symposium on VLSI Circuits VLSIC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISTC.2012.6325191"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332266"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/iet-com.2011.0713"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2000.886725"},{"key":"ref4","year":"2015","journal-title":"LTE Evolved Universal Terres-trial Radio Access (E-UTRA) Physical layer procedures ((3GPP TS 36 213 version 12 4 0 Release 12)"},{"key":"ref3","first-page":"387","article-title":"State Vector Reduction for Initialization of Sliding Windows MAP","author":"dielissen","year":"2000","journal-title":"Proc 2nd Int Symp Turbo Codes &amp Related Topics"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VETECF.2008.162"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457035"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.4433"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2290831"},{"key":"ref2","first-page":"13","article-title":"Unified decoder architecture for LDPC\/turbo codes","author":"sun","year":"2008","journal-title":"Proc IEEE Workshop on Signal Processing Systems SiPS 2008"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1995.524253"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2014.2319257"}],"event":{"name":"2016 9th International Symposium on Turbo Codes and Iterative Information Processing (ISTC)","location":"Brest, France","start":{"date-parts":[[2016,9,5]]},"end":{"date-parts":[[2016,9,9]]}},"container-title":["2016 9th International Symposium on Turbo Codes and Iterative Information Processing (ISTC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7587668\/7593064\/07593077.pdf?arnumber=7593077","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,16]],"date-time":"2016-11-16T09:38:04Z","timestamp":1479289084000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7593077\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/istc.2016.7593077","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}