{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:22:45Z","timestamp":1725740565905},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/istc.2018.8625288","type":"proceedings-article","created":{"date-parts":[[2019,1,25]],"date-time":"2019-01-25T02:38:35Z","timestamp":1548383915000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["Model-based Design of Efficient LDPC Decoder Architectures"],"prefix":"10.1109","author":[{"given":"Yann","family":"Delomier","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bertrand","family":"Le Gal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeremie","family":"Crenne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christophe","family":"Jego","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Azure: How Microsoft plans to boost cloud speeds with an FPGA injection","author":"heath","year":"2016","journal-title":"TechRepublic"},{"key":"ref11","article-title":"FPGAs Duel in the Data Center","author":"morris","year":"2017","journal-title":"Electronic engeenering journal"},{"key":"ref12","article-title":"Open the gates: High-level synthesis high-level synthesis towards programmable LDPC decoders on FPGAs","author":"pratas","year":"2013","journal-title":"Prococeedings of GlobalSIP"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1049\/el.2013.3411"},{"key":"ref14","article-title":"Implementation of an LDPC decoder for IEEE 802.11n using Vivado high-level synthesis","author":"scheiber","year":"2013","journal-title":"Proc ESPC"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/MDT.2009.83"},{"year":"2017","journal-title":"Vivado Design Suite User Guide High-Level Synthesis","key":"ref16"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ASAP.2014.6868671"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TENCON.2016.7848497"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/LCOMM.2010.07.100508"},{"year":"2018","key":"ref28"},{"key":"ref4","article-title":"Low-latency software LDPC decoders","author":"le gal","year":"2017","journal-title":"Proc SiPS"},{"key":"ref27","first-page":"218","article-title":"Implementation of IEEE 802.11n LDPC codes based on general purpose processors","author":"han","year":"2013","journal-title":"Proc of the IEEE ICC Conference"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TPDS.2015.2435787"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/COMST.2015.2510381"},{"year":"2016","author":"maunder","article-title":"Survey of ASIC implementations of LDPC decoders","key":"ref5"},{"year":"2014","author":"murugappa","journal-title":"ASIP Design for Multi-Standard Channel Decoders","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ACCESS.2017.2678103"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ACCESS.2016.2594265"},{"year":"2017","journal-title":"Baidu deploys xilinx fpgas in new public cloud acceleration services","key":"ref9"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TIT.1962.1057683"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/SASP.2011.5941084"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/SIPS.2004.1363033"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/GlobalSIP.2013.6737137"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/VTCFall.2015.7390967"},{"key":"ref23","article-title":"A high-throughput FPGA implementation of quasi-cyclic LDPC decoder","author":"mohammadzadeh","year":"2017","journal-title":"IJCSNS"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/EDSSC.2012.6482804"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/SoftCOM.2013.6671861"}],"event":{"name":"2018 IEEE 10th International Symposium on Turbo Codes & Iterative Information Processing (ISTC)","start":{"date-parts":[[2018,12,3]]},"location":"Hong Kong, Hong Kong","end":{"date-parts":[[2018,12,7]]}},"container-title":["2018 IEEE 10th International Symposium on Turbo Codes & Iterative Information Processing (ISTC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8614368\/8625264\/08625288.pdf?arnumber=8625288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T23:49:23Z","timestamp":1643240963000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8625288\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/istc.2018.8625288","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}