{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T15:56:50Z","timestamp":1762012610713,"version":"build-2065373602"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/istel.2018.8661086","type":"proceedings-article","created":{"date-parts":[[2019,3,7]],"date-time":"2019-03-07T23:58:46Z","timestamp":1552003126000},"page":"507-513","source":"Crossref","is-referenced-by-count":6,"title":["A Novel PUF based Logic Encryption Technique to Prevent SAT Attacks and Trojan Insertion"],"prefix":"10.1109","author":[{"given":"Soraya","family":"Mobaraki","sequence":"first","affiliation":[]},{"given":"Amirata","family":"Amirkhani","sequence":"additional","affiliation":[]},{"given":"Reza Ebrahimi","family":"Atani","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref11","first-page":"1","article-title":"Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks","author":"liu","year":"2014","journal-title":"Design Automation and Test in Europe Conference and Exhibition (DATE)"},{"article-title":"LUT-Lock: A Novel LUT-based Logic Obfuscation for FPGA-Bitstream and ASIC-Hardware Protection","year":"2018","author":"kamali","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858346"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294683"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.5121\/ijnsa.2011.3303"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176634"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref6","article-title":"Preventing IC piracy using reconfigurable logic barriers","volume":"27","author":"baumgarten","year":"2010","journal-title":"IEEE Design & Test of Computers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref7","article-title":"A Novel Low Complexity Logic Encryption Technique for Design-for-Trust","author":"rathor","year":"2018","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681649"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2013.28"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"}],"event":{"name":"2018 9th International Symposium on Telecommunications (IST)","start":{"date-parts":[[2018,12,17]]},"location":"Tehran, Iran","end":{"date-parts":[[2018,12,19]]}},"container-title":["2018 9th International Symposium on Telecommunications (IST)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8653247\/8660802\/08661086.pdf?arnumber=8661086","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T07:53:20Z","timestamp":1643270000000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8661086\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/istel.2018.8661086","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}