{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:33:50Z","timestamp":1730277230856,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/istt.2014.7238216","type":"proceedings-article","created":{"date-parts":[[2015,9,7]],"date-time":"2015-09-07T17:37:51Z","timestamp":1441647471000},"page":"262-267","source":"Crossref","is-referenced-by-count":1,"title":["Implementation of high performance advanced encryption standard-128 for WiMAX application on FPGA"],"prefix":"10.1109","author":[{"given":"Rafidah","family":"Ahmad","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Widad","family":"Ismail","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"59","article-title":"Efficient hardware realization of advanced encryption standard algorithm using Virtex-5 FPGA","volume":"9","author":"rais","year":"2009","journal-title":"International Journal of Computer Science and Network Security"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACT.2009.88"},{"key":"ref12","first-page":"33","article-title":"Self-partial and dynamic reconfiguration implementation for AES using FPGA","volume":"2","author":"alaoui ismaili","year":"2009","journal-title":"International Journal of Computer Science Issues"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICITIS.2010.5688757"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICECTECH.2011.5941780"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICEDSA.2011.5959055"},{"key":"ref16","first-page":"22","article-title":"VLSI implementation of AES crypto processor for high throughput","volume":"6","author":"reddy","year":"2011","journal-title":"International Journal of Advanced Engineering Sciences and Technologies (IJAEST)"},{"key":"ref17","first-page":"1","article-title":"Design and implementation of advanced encryption algorithm with FPGA and ASIC","volume":"1","author":"leelavathi","year":"2013","journal-title":"International Journal of Research in Engineering & Advanced Technology"},{"journal-title":"Opencores","year":"2012","key":"ref18"},{"key":"ref19","first-page":"1","article-title":"High throughput and low area AES: Core specifications","author":"litochevski","year":"2012"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-4666-2812-0.ch011"},{"article-title":"The design of AES- The advance encryption standard","year":"2002","author":"daemen","key":"ref3"},{"journal-title":"Federal Information Processing Standards (FIPS) Publication 197","article-title":"Announcing the advanced encryption standard (AES)","year":"2001","key":"ref6"},{"key":"ref5","first-page":"6","article-title":"Hardware implementation of mix column step in AES","author":"dakua","year":"2011","journal-title":"Special Issue of International Journal of Computer Applications on Communication and Networks"},{"key":"ref8","first-page":"305","article-title":"A novel FPGA implementation of AES-128 using reduced residue of prime numbers based S-box","volume":"9","author":"rais","year":"2009","journal-title":"International Journal of Computer Science and Network Security"},{"key":"ref7","first-page":"447","article-title":"FPGA implementations of high throughput sequential and fully pipelined AES algorithm","volume":"15","author":"fan","year":"2008","journal-title":"International Journal of Electrical Engineering"},{"key":"ref2","first-page":"205","article-title":"Privacy and security in WiMAX networks","author":"mishra","year":"2008","journal-title":"Wi MAX standards and security Chapter 11 Part 2"},{"key":"ref1","first-page":"256","article-title":"A journey on Wi MAX and its security issues","volume":"1","author":"jha","year":"2010","journal-title":"International Journal of Computer and Information Technologies (IJCSIT)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2009.5404130"},{"article-title":"AES 128","year":"2004","author":"satyanarayana","key":"ref20"},{"key":"ref22","article-title":"An FPGA implementation and performance evaluation of the AES block cipher candidate algorithm finalists","author":"elbirt","year":"2000","journal-title":"The Third Advanced Encryption Standard Candidate Conference National Institute of Standards and Technology New York (NIST) USA"},{"key":"ref21","first-page":"2","article-title":"Virtex-5 family overview","year":"2009","journal-title":"Product specification"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2009.12.001"}],"event":{"name":"2014 IEEE 2nd International Symposium on Telecommunication Technologies (ISTT)","start":{"date-parts":[[2014,11,24]]},"location":"Langkawi, Malaysia","end":{"date-parts":[[2014,11,26]]}},"container-title":["2014 IEEE 2nd International Symposium on Telecommunication Technologies (ISTT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7209076\/7238162\/07238216.pdf?arnumber=7238216","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T02:02:57Z","timestamp":1490407377000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7238216\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/istt.2014.7238216","relation":{},"subject":[],"published":{"date-parts":[[2014,11]]}}}