{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:07:05Z","timestamp":1761581225303,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/isvdat.2014.6881042","type":"proceedings-article","created":{"date-parts":[[2014,8,22]],"date-time":"2014-08-22T16:38:16Z","timestamp":1408725496000},"page":"1-2","source":"Crossref","is-referenced-by-count":10,"title":["Tunnel FET based low voltage static vs dynamic logic families for energy efficiency"],"prefix":"10.1109","author":[{"given":"Kasturi","family":"Subramanyam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sadulla","family":"Shaik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Vaddi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Verilog-A Models for Heterojunction Tunnel FETs","year":"0","key":"19"},{"key":"17","first-page":"67","author":"mahmoodi","year":"2004","journal-title":"IEEE Int SOI Conf"},{"journal-title":"Digital Integrated Circuits A Design Perspective 2nd Ed","year":"2002","author":"rabaey","key":"18"},{"key":"15","first-page":"310","volume":"40","author":"wang","year":"2005","journal-title":"IEEE JSSC"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2039529"},{"key":"13","first-page":"154","author":"avci","year":"2006","journal-title":"IEEE Symp on VLSI Circuits"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.02.003"},{"journal-title":"CAD Sentaurus Device Manual Ver C-2010 03","year":"2010","key":"11"},{"journal-title":"T Cadence\ufffd Virtuoso\ufffd Spectre\ufffd Circuit Simulator","year":"2009","key":"12"},{"key":"3","first-page":"109","volume":"1","author":"saripalli","year":"2011","journal-title":"IEEE JETCAS"},{"journal-title":"IEEE\/ACM Int Symp on Nanoscale Architectures","year":"2011","author":"saripalli","key":"2"},{"key":"1","first-page":"33","author":"mohata","year":"2011","journal-title":"IEDM Tech Dig"},{"journal-title":"IEEE ICDCS","year":"2014","author":"harshita","key":"10"},{"key":"7","first-page":"25","author":"nikonov","year":"2012","journal-title":"IEEE IEDM Tech Dig"},{"key":"6","first-page":"183","author":"avci","year":"2012","journal-title":"IEEE Symp VLSI Technology"},{"key":"5","first-page":"18","author":"agrawal","year":"2012","journal-title":"IEEE DRC June"},{"key":"4","first-page":"577","author":"liu","year":"2012","journal-title":"IEEE IEDM Technical Digest"},{"key":"9","first-page":"157","author":"liu","year":"2013","journal-title":"IEEE ISLPED"},{"key":"8","first-page":"145","author":"liu","year":"2013","journal-title":"IEEE ISLPED"}],"event":{"name":"2014 18th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2014,7,16]]},"location":"Coimbatore, India","end":{"date-parts":[[2014,7,18]]}},"container-title":["18th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6873898\/6881034\/06881042.pdf?arnumber=6881042","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:22:14Z","timestamp":1490289734000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6881042\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2014.6881042","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}