{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:27:17Z","timestamp":1730276837438,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/isvdat.2014.6881072","type":"proceedings-article","created":{"date-parts":[[2014,8,22]],"date-time":"2014-08-22T16:38:16Z","timestamp":1408725496000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["FPGA-based implementation of M4RM for matrix multiplication over GF(2)"],"prefix":"10.1109","author":[{"given":"Vivek","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinay B. Y.","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin B.","family":"Patkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Implementing Boolean Matrix Multiplication on A Gpu","year":"0","author":"okhotin","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2013.09.011"},{"key":"1","first-page":"251","article-title":"Accelerating cryptanalysis with the method of four russians","volume":"2006","author":"bard","year":"2006","journal-title":"IACR Cryptology ePrint Archive"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1644001.1644011"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763197"},{"journal-title":"Sce-Mi Co-Emulation with Bluespec SystemVerilog","year":"2008","key":"5"},{"year":"0","key":"4"},{"journal-title":"Sage Mathematics Software (Version X Y Z)","year":"0","author":"stein","key":"8"}],"event":{"name":"2014 18th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2014,7,16]]},"location":"Coimbatore, India","end":{"date-parts":[[2014,7,18]]}},"container-title":["18th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6873898\/6881034\/06881072.pdf?arnumber=6881072","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T20:04:40Z","timestamp":1490299480000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6881072\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2014.6881072","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}