{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:27:17Z","timestamp":1730276837819,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/isvdat.2014.6881084","type":"proceedings-article","created":{"date-parts":[[2014,8,22]],"date-time":"2014-08-22T16:38:16Z","timestamp":1408725496000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Loop unrolling with fine grained power gating for runtime leakage power reduction"],"prefix":"10.1109","author":[{"given":"Sumanta","family":"Pyne","sequence":"first","affiliation":[]},{"given":"Ajit","family":"Pal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"15"},{"key":"13","article-title":"Minimizing inter-iteration dependencies for loop pipelining","author":"timothy","year":"0","journal-title":"ISCA 2000"},{"year":"0","key":"14"},{"key":"11","first-page":"361","article-title":"Optimal algorithm for profilebased power gating: A compiler technique for reducing leakage on execution units in microprocessors","author":"park","year":"2010","journal-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD)"},{"year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"2","first-page":"203","article-title":"Sub-90nm technologies- Challenges and opportunities for CAD","author":"karnik","year":"2002","journal-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD '02) San Jose CA"},{"key":"1","first-page":"42","article-title":"Transistor elements for 30 nm physical gate lengths and beyond","volume":"6","author":"doyle","year":"2002","journal-title":"Intel Technol J"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1278349.1278364"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1124713.1124723"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/11596110_4"},{"year":"0","key":"5"},{"key":"4","article-title":"Power and energy impact by loop transformations","author":"yang","year":"2001","journal-title":"Proceedings OfWorkshop on Compilers and Operating Systems for Low Power Parallel Architecture and Compilation Techniques 2001"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005774"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.10"}],"event":{"name":"2014 18th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2014,7,16]]},"location":"Coimbatore, India","end":{"date-parts":[[2014,7,18]]}},"container-title":["18th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6873898\/6881034\/06881084.pdf?arnumber=6881084","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T19:55:21Z","timestamp":1490298921000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6881084\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2014.6881084","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}