{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:28:04Z","timestamp":1725542884043},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208047","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Thermal aware AND-OR-XOR network synthesis"],"prefix":"10.1109","author":[{"given":"Priyanka","family":"Choudhury","sequence":"first","affiliation":[]},{"given":"Debanjali","family":"Nath","sequence":"additional","affiliation":[]},{"given":"Vivek","family":"Rai","sequence":"additional","affiliation":[]},{"given":"Sambhu Nath","family":"Pradhan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.594831"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276282"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/5.52213"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","article-title":"Logic Minimization Algorithms for VLSI Synthesis","author":"brayton","year":"1984"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1991.139990"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.2316\/Journal.202.2011.1.202-2938"},{"year":"0","key":"ref16","article-title":"Berkeley Logic Synthesis and Verification Group, ABC: A System for Sequential Synthesis and Verification"},{"article-title":"Logic minimization algorithms for VLSI synthesis","year":"1985","author":"brayton","key":"ref17"},{"article-title":"SIS: A System for Sequential Circuit Synthesis","year":"1992","author":"sentovich","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669404"},{"key":"ref3","article-title":"Minimization of AND-OR-EXOR three-level networks with AND gate sharing","author":"debnath","year":"1996","journal-title":"Proc The Sixth Workshop on Synthesis and System Integration of Mixed Technologies"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223475"},{"key":"ref5","first-page":"209","article-title":"AOXMIN: A Three-Level AND-OR-XOR Minimizer for Boolean Functions","author":"dubrova","year":"1997","journal-title":"Proc 3rd International Workshop on the Application of Reed-Muller expansion in Circuit Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.600830"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224108"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1997.600332"},{"key":"ref1","first-page":"8:11","article-title":"A design method for AND-OR-EXOR three-level networks","author":"sasao","year":"1995","journal-title":"ACM\/IEEE International Workshop on Logic Synthesis"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126611007736"},{"key":"ref20","article-title":"The usefulness of Genetic Algorithm in Optimizing illBehaved Objective functions","author":"guirlinger","year":"2011","journal-title":"from ebookbrowse com\/the-usefulness-ofgenetic-algorithms-in-optimizing ofgenetic-algorithms-in-optimizing ill behaved objective functions"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208047.pdf?arnumber=7208047","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T14:01:45Z","timestamp":1498226505000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208047\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208047","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}