{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:28:17Z","timestamp":1729628897532,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208054","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Area optimized CMOS layouts of a 50 Gb\/s low power 4:1 multiplexer"],"prefix":"10.1109","author":[{"given":"Vibhor","family":"Pareek","sequence":"first","affiliation":[]},{"given":"Gaurvi","family":"Goyal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746230"},{"year":"0","key":"ref11","article-title":"Xilinx's 3D (or 2.5D) packaging enables the worlds highest capacity FPGA device, and one of the most powerful processors on the market"},{"key":"ref12","article-title":"A 3.6 Gb\/s 60 mW 4: 1 multiplexer in 0.35-m CMOS","volume":"2","author":"li","year":"2010","journal-title":"Signals Systems and Electronics (ISSSE) 2010 International Symposium on"},{"key":"ref13","first-page":"1","article-title":"High performance, low power 200 Gb\/s 4:1 MUX with TGL in 45 nm technology","author":"mishra","year":"2013","journal-title":"Applied Nanoscience"},{"journal-title":"White Paper","article-title":"FPGA Performance Benchmarking Methodology","year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1862891.1862892"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"2397","DOI":"10.1109\/JSSC.2004.835647","article-title":"120-Gb\/s Multiplexing and 110-Gb\/s Demultiplexing ICs","volume":"39","author":"tanaka","year":"2004","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829397"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2002.1180738"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.878114"},{"journal-title":"Introduction to VLSI Circuits and Systems","year":"2002","author":"uyemura","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSSE.2010.5607122"},{"key":"ref2","article-title":"A 20 Gb\/s 82mW one-stage4: 1 multiplexer in 0.13\/spl mu\/m CMOS","author":"kehrer","year":"2003","journal-title":"Solid-State Circuits Conference 2003 ESSCIRC'03 Proceedings of the 29th European IEEE"},{"key":"ref1","first-page":"227","article-title":"A 15 Gb\/s4: 1 paralleltoserial data multiplexer in 0.12m CMOS","author":"kehrer","year":"2002","journal-title":"Solid-State Circuits Conference 2002 ESSCIRC 2002 Proceedings of the 28th European"},{"year":"0","key":"ref9","article-title":"60 Years of The Transistor: 1947–2007, Intel"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208054.pdf?arnumber=7208054","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T14:01:44Z","timestamp":1498226504000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208054\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208054","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}