{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:42:23Z","timestamp":1767339743468,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208058","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T21:53:11Z","timestamp":1440107591000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["σLBDR: Congestion-aware logic based distributed routing for 2D NoC"],"prefix":"10.1109","author":[{"given":"Niyati","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Manoj","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Vijay","family":"Laxmi","sequence":"additional","affiliation":[]},{"given":"Manoj Singh","family":"Gaur","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Zwolinski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"849","article-title":"Dyxy: a proximity congestion-aware deadlock-free dynamic routing method for network on chip","author":"li","year":"2006","journal-title":"Proceedings of the 43rd Annual Design Automation Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176488"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000113"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081593"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.10"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/30.4.298"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.44"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1988.44670"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.39"},{"key":"ref19","first-page":"942","article-title":"Routing table minimization for irregular mesh noes","author":"bolotin","year":"2007","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"key":"ref4","first-page":"203","article-title":"Regional congestion awareness for load balance in networks-on-chip","author":"gratz","year":"2008","journal-title":"IEEE 14th International Symposium on High Performance Computer Architecture"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.16"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558405"},{"key":"ref8","first-page":"1","article-title":"Q-Iearning based congestion-aware routing algorithm for onchip network","author":"farahnakian","year":"2011","journal-title":"Proceedings of the 2nd IEEE International Conference on Networked Embedded Systems for Enterprise Applications"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.12"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1145\/146628.140384","article-title":"The turn model for adaptive routing","volume":"20","author":"glass","year":"1992","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/NESEA.2012.6474016","article-title":"Optimized q-Iearning model for distributing traffic in on-chip networks","author":"farahnakian","year":"2012","journal-title":"3rd IEEE International Conference on Networked Embedded Systems for Every Application NESEA 2013"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843880"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998256"},{"key":"ref21","first-page":"10790","article-title":"On-chip stochastic communication","author":"dumitras","year":"2003","journal-title":"Proceedings of the Conference on Design Automation and Test in Europe - Volume 1 DATE '03"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-006-0029-7"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208058.pdf?arnumber=7208058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T18:01:45Z","timestamp":1498240905000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208058","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}