{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:27:21Z","timestamp":1730276841278,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208061","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["A novel dual multiplier floating point multiply accumulate architecture"],"prefix":"10.1109","author":[{"given":"Rohit","family":"Kumar","sequence":"first","affiliation":[]},{"given":"Manisha","family":"Pattanaik","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908558"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2013.32"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2012.58"},{"key":"ref5","article-title":"754–2008 ieee standard for floating-point arithmetic","volume":"2008","author":"committee","year":"2008","journal-title":"IEEE Computer Society Std"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930098"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2005.1611267"},{"key":"ref2","first-page":"42","article-title":"Floating-point fused multiply-add: reduced latency for floating-point addition","author":"bruguera","year":"2005","journal-title":"Computer Arithmetic 2005 ARITH-17 2005 17th IEEE Symposium on"},{"article-title":"Image processing place","year":"0","author":"gonzalez","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.44"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208061.pdf?arnumber=7208061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T17:58:48Z","timestamp":1490378328000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208061\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208061","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}