{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:08:23Z","timestamp":1725548903379},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208066","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A novel approach to reusable time-economized STIL based pattern development"],"prefix":"10.1109","author":[{"given":"Rahul","family":"Malhotra","sequence":"first","affiliation":[]},{"given":"Sujay","family":"Deb","sequence":"additional","affiliation":[]},{"given":"Fabio","family":"Carlucci","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TEST.2000.894231"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISED.2013.37"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TEST.2004.1387329"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ETW.2003.1231675"},{"key":"ref11","first-page":"140","article-title":"New design-to-test software strategies accelerate time-to-market","author":"lam","year":"2004","journal-title":"International Electronics Manufacturing Technology Sympo-sium"},{"year":"2000","author":"bushnell","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/EWDTS.2010.5742076"},{"year":"0","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TEST.2010.5699253"},{"key":"ref9","first-page":"635","article-title":"Some results in automatic functional test design for VLSI circuits","author":"hudec","year":"2010","journal-title":"International Conference on Information Technology Interfaces (ITI)"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TEST.2008.4700609"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208066.pdf?arnumber=7208066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T17:58:42Z","timestamp":1490378322000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208066\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208066","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}