{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:17:01Z","timestamp":1725491821387},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208067","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T21:53:11Z","timestamp":1440107591000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Notice of Violation of IEEE Publication Principles - Super-scale architecture enhancement of LEON3 core for DSP application"],"prefix":"10.1109","author":[{"given":"Jagrat","family":"Mehta","sequence":"first","affiliation":[]},{"given":"Anand","family":"Darji","sequence":"additional","affiliation":[]},{"given":"T V S","family":"Ram","sequence":"additional","affiliation":[]},{"given":"Rajat","family":"Arora","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref4","article-title":"TSIM2 Simulator User's Manual"},{"year":"0","key":"ref3","article-title":"The SPARC architecture manual Version 8"},{"year":"0","key":"ref6","article-title":"AMBA specification (rev. 2.0)"},{"year":"0","key":"ref5","article-title":"BCC - bare-c cross-compiler user's manual"},{"year":"0","key":"ref8","article-title":"Silicon lab application note"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1993.393409"},{"year":"0","key":"ref2","article-title":"GRLIB IP CORE User's Manual"},{"key":"ref9","first-page":"771","article-title":"Evaluating theperformance of a configurable, extensible vliw processor in fft execution","author":"stenvens","year":"2009","journal-title":"Proceedings on IEEE International Conference on Electronics Circuits and Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.476078"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208067.pdf?arnumber=7208067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,10,19]],"date-time":"2018-10-19T23:53:08Z","timestamp":1539993188000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7208067\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208067","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}