{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:25:20Z","timestamp":1767338720839,"version":"3.44.0"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208071","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-2","source":"Crossref","is-referenced-by-count":8,"title":["A novel adiabatic SRAM cell implementation using split level charge recovery logic"],"prefix":"10.1109","author":[{"given":"S Dinesh","family":"Kumar","sequence":"first","affiliation":[{"name":"Dept. of EDM, IIITD&M Kancheepuram, Chennai - 600 127"}]},{"given":"S K Noor","family":"Mahammad","sequence":"additional","affiliation":[{"name":"Dept. of CSE, IIITD&M Kancheepuram, Chennai - 600 127"}]}],"member":"263","reference":[{"article-title":"Asymptotically zero energy computing using split-level charge recovery logic","year":"1994","author":"younis","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329406"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208071.pdf?arnumber=7208071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:26:27Z","timestamp":1755908787000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7208071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208071","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}