{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:35:33Z","timestamp":1725665733302},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208072","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T21:53:11Z","timestamp":1440107591000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["Realistic dynamic timing verification for complex mixed signal hard macro's using UVM"],"prefix":"10.1109","author":[{"given":"Kunal","family":"Parihar","sequence":"first","affiliation":[]},{"given":"M","family":"Venkatesh","sequence":"additional","affiliation":[]},{"given":"Ravikumar","family":"Patel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"SystemVerilog for Verification","author":"spear","year":"2008","journal-title":"A Guide to Learning the Testbench Language Features"},{"key":"ref3","first-page":"89","article-title":"UVM Based Testbench Architecture for Unit Verification","author":"juan","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2012.6407068"},{"journal-title":"Accellera UVM 1 1 User Guide","year":"2011","key":"ref5"},{"article-title":"Review on Universal Verification Methodology (UVM) Concepts for Functional Verification","year":"0","author":"raghuvanshi","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5651402"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"731","DOI":"10.1145\/309847.310045","article-title":"Functional timing analysis for IP characterization","author":"yalcin","year":"1999","journal-title":"DAC"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208072.pdf?arnumber=7208072","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,13]],"date-time":"2023-08-13T09:02:31Z","timestamp":1691917351000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208072\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208072","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}