{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:27:23Z","timestamp":1730276843432,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/isvdat.2015.7208075","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:53:11Z","timestamp":1440093191000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Timing model for two stage buffer and its application in ECSM characterization"],"prefix":"10.1109","author":[{"given":"Yogesh","family":"Chaurasiya","sequence":"first","affiliation":[]},{"given":"Surabhi","family":"Bhargava","sequence":"additional","affiliation":[]},{"given":"Arvind","family":"Sharma","sequence":"additional","affiliation":[]},{"given":"Baljit","family":"Kaur","sequence":"additional","affiliation":[]},{"given":"Bulusu","family":"Anand","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Encounter library characterizer","year":"2012","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270271"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2336511"},{"key":"ref14","volume":"ii","author":"rabaey","year":"2012","journal-title":"Digital Integrated Circuits"},{"key":"ref4","first-page":"584","article-title":"Alpha-power law MOSFET model and its implications to CMOS inverter delay and other formulas","author":"sakurai","year":"1990","journal-title":"IEEE JSSC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1991.164076"},{"key":"ref6","article-title":"Analytical Transient Response and Propoagtion Delay Model for Nanoscale CMOS Inverter","author":"wang","year":"2009","journal-title":"IEEE ISCAS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5235938"},{"year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187560"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1134\/S1063739711070067"},{"journal-title":"Static Timing Analysis for nanometer designs A physical approach","year":"2009","author":"bhasker","key":"ref1"},{"key":"ref9","first-page":"397","article-title":"Impact of STI-induced stress, inverse narrow width effect, and statistical VTH variations on leakage currents in 120 nm CMOS","author":"pacha","year":"2004","journal-title":"ESSDERC"}],"event":{"name":"2015 19th International Symposium on VLSI Design and Test (VDAT)","start":{"date-parts":[[2015,6,26]]},"location":"Ahmedabad, India","end":{"date-parts":[[2015,6,29]]}},"container-title":["2015 19th International Symposium on VLSI Design and Test"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7166536\/7208044\/07208075.pdf?arnumber=7208075","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T18:37:57Z","timestamp":1490380677000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208075\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isvdat.2015.7208075","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}